ATE493703T1 - Programmierbare datenverarbeitungsschaltung, die simd-befehle unterstützt - Google Patents

Programmierbare datenverarbeitungsschaltung, die simd-befehle unterstützt

Info

Publication number
ATE493703T1
ATE493703T1 AT05798173T AT05798173T ATE493703T1 AT E493703 T1 ATE493703 T1 AT E493703T1 AT 05798173 T AT05798173 T AT 05798173T AT 05798173 T AT05798173 T AT 05798173T AT E493703 T1 ATE493703 T1 AT E493703T1
Authority
AT
Austria
Prior art keywords
instruction
data processing
processing circuit
simd instruction
simd
Prior art date
Application number
AT05798173T
Other languages
English (en)
Inventor
Wel Antonius A M Van
Original Assignee
Koninkl Philips Electronics Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv filed Critical Koninkl Philips Electronics Nv
Application granted granted Critical
Publication of ATE493703T1 publication Critical patent/ATE493703T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3887—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by a single instruction for multiple data lanes [SIMD]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G06F9/30014—Arithmetic instructions with variable precision
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30105—Register structure
    • G06F9/30109—Register structure having multiple operands in a single register
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
  • Image Processing (AREA)
  • Programmable Controllers (AREA)
  • Communication Control (AREA)
AT05798173T 2004-11-03 2005-11-02 Programmierbare datenverarbeitungsschaltung, die simd-befehle unterstützt ATE493703T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP04105471 2004-11-03
PCT/IB2005/053575 WO2006048828A1 (en) 2004-11-03 2005-11-02 Programmable data processing circuit that supports simd instruction

Publications (1)

Publication Number Publication Date
ATE493703T1 true ATE493703T1 (de) 2011-01-15

Family

ID=34929799

Family Applications (1)

Application Number Title Priority Date Filing Date
AT05798173T ATE493703T1 (de) 2004-11-03 2005-11-02 Programmierbare datenverarbeitungsschaltung, die simd-befehle unterstützt

Country Status (8)

Country Link
US (2) US8122227B2 (de)
EP (1) EP1812849B8 (de)
JP (2) JP5748935B2 (de)
KR (1) KR101239304B1 (de)
CN (1) CN101052947A (de)
AT (1) ATE493703T1 (de)
DE (1) DE602005025677D1 (de)
WO (1) WO2006048828A1 (de)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008111500A1 (ja) * 2007-03-08 2008-09-18 Nec Corporation ベクトル処理装置
US8248422B2 (en) * 2008-01-18 2012-08-21 International Business Machines Corporation Efficient texture processing of pixel groups with SIMD execution unit
KR100960148B1 (ko) 2008-05-07 2010-05-27 한국전자통신연구원 데이터 프로세싱 회로
US8831101B2 (en) * 2008-08-02 2014-09-09 Ecole De Technologie Superieure Method and system for determining a metric for comparing image blocks in motion compensated video coding
US9100656B2 (en) 2009-05-21 2015-08-04 Ecole De Technologie Superieure Method and system for efficient video transcoding using coding modes, motion vectors and residual information
US8411756B2 (en) * 2009-05-21 2013-04-02 Ecole De Technologie Superieure Method and system for generating block mode conversion table for efficient video transcoding
US8755438B2 (en) 2010-11-29 2014-06-17 Ecole De Technologie Superieure Method and system for selectively performing multiple video transcoding operations
CN104011658B (zh) * 2011-12-16 2017-04-05 英特尔公司 用于提供向量线性内插功能的指令和逻辑
CN103377031B (zh) * 2012-04-27 2017-09-26 腾讯科技（深圳）有限公司 一种多数据处理方法和装置
US9201828B2 (en) * 2012-10-23 2015-12-01 Analog Devices, Inc. Memory interconnect network architecture for vector processor
US9092429B2 (en) 2012-10-23 2015-07-28 Analog Devices Global DMA vector buffer
US9342306B2 (en) 2012-10-23 2016-05-17 Analog Devices Global Predicate counter
JP6003744B2 (ja) 2013-03-22 2016-10-05 富士通株式会社 演算処理装置及び演算処理方法
TWI681300B (zh) * 2014-11-14 2020-01-01 美商凱為有限責任公司 在64位元資料路徑上實行128位元simd操作之方法、系統及電腦可讀取媒體
US9898286B2 (en) * 2015-05-05 2018-02-20 Intel Corporation Packed finite impulse response (FIR) filter processors, methods, systems, and instructions
US20170003966A1 (en) * 2015-06-30 2017-01-05 Microsoft Technology Licensing, Llc Processor with instruction for interpolating table lookup values
GB2540943B (en) * 2015-07-31 2018-04-11 Advanced Risc Mach Ltd Vector arithmetic instruction
CN105159766B (zh) * 2015-08-31 2018-05-25 安一恒通（北京）科技有限公司 数据的同步访问方法和同步访问装置
US11429555B2 (en) * 2019-02-26 2022-08-30 Apple Inc. Coprocessors with bypass optimization, variable grid architecture, and fused vector operations
US11126439B2 (en) 2019-11-15 2021-09-21 Apple Inc. SIMD operand permutation with selection from among multiple registers
FR3118511B1 (fr) * 2020-12-29 2023-02-17 Kalray Processeur comprenant un operateur de double multiplication et double addition activable par une instruction a trois references d’operandes
JP7794539B2 (ja) * 2021-10-27 2026-01-06 株式会社Preferred Networks 命令生成方法、演算処理装置、命令生成装置及びプログラム

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2840686B2 (ja) 1989-12-28 1998-12-24 ソニー株式会社 画像処理装置
JP3251421B2 (ja) 1994-04-11 2002-01-28 株式会社日立製作所 半導体集積回路
GB9509983D0 (en) * 1995-05-17 1995-07-12 Sgs Thomson Microelectronics Replication of data
US5668638A (en) 1996-06-27 1997-09-16 Xerox Corporation Error diffusion method with symmetric enhancement
JPH1115801A (ja) * 1997-06-24 1999-01-22 Sony Corp データ演算装置および方法、並びに伝送媒体
WO1999048025A2 (en) 1998-03-18 1999-09-23 Koninklijke Philips Electronics N.V. Data processing device and method of computing the cosine transform of a matrix
US6041404A (en) * 1998-03-31 2000-03-21 Intel Corporation Dual function system and method for shuffling packed data elements
US6212618B1 (en) * 1998-03-31 2001-04-03 Intel Corporation Apparatus and method for performing multi-dimensional computations based on intra-add operation
US6115812A (en) * 1998-04-01 2000-09-05 Intel Corporation Method and apparatus for efficient vertical SIMD computations
JP3922859B2 (ja) * 1999-12-28 2007-05-30 株式会社リコー 画像処理装置、画像処理方法およびその方法をコンピュータに実行させるプログラムを記録したコンピュータ読み取り可能な記録媒体
GB2362731B (en) * 2000-05-23 2004-10-06 Advanced Risc Mach Ltd Parallel processing of multiple data values within a data word
US7155601B2 (en) * 2001-02-14 2006-12-26 Intel Corporation Multi-element operand sub-portion shuffle instruction execution
US7685212B2 (en) * 2001-10-29 2010-03-23 Intel Corporation Fast full search motion estimation with SIMD merge instruction
US7558816B2 (en) * 2001-11-21 2009-07-07 Sun Microsystems, Inc. Methods and apparatus for performing pixel average operations
US7315934B2 (en) 2002-03-06 2008-01-01 Matsushita Electric Industrial Co., Ltd. Data processor and program for processing a data matrix
JP4020804B2 (ja) * 2002-03-06 2007-12-12 松下電器産業株式会社 データ処理装置
US7392368B2 (en) * 2002-08-09 2008-06-24 Marvell International Ltd. Cross multiply and add instruction and multiply and subtract instruction SIMD execution on real and imaginary components of a plurality of complex data elements
GB2409063B (en) * 2003-12-09 2006-07-12 Advanced Risc Mach Ltd Vector by scalar operations

Also Published As

Publication number Publication date
EP1812849B1 (de) 2010-12-29
JP2015133132A (ja) 2015-07-23
JP5748935B2 (ja) 2015-07-15
EP1812849B8 (de) 2011-02-16
KR20070083872A (ko) 2007-08-24
CN101052947A (zh) 2007-10-10
DE602005025677D1 (de) 2011-02-10
US20090083524A1 (en) 2009-03-26
US8856494B2 (en) 2014-10-07
US20120124334A1 (en) 2012-05-17
WO2006048828A1 (en) 2006-05-11
KR101239304B1 (ko) 2013-03-05
EP1812849A1 (de) 2007-08-01
JP6239544B2 (ja) 2017-11-29
JP2008519349A (ja) 2008-06-05
US8122227B2 (en) 2012-02-21

Similar Documents

Publication Publication Date Title
DE602005025677D1 (de) Programmierbare datenverarbeitungsschaltung, die simd-befehle unterstützt
CN111414197B (zh) 数据处理系统、编译器、处理器的方法和机器可读介质
GB2456775B (en) Apparatus and method for performing permutation operations on data
JP2019522291A (ja) プログラマブル二次元画像プロセッサ上の畳み込みニューラルネットワーク
CN107533460B (zh) 紧缩有限冲激响应（fir）滤波处理器、方法、系统和指令
JP2005025718A5 (de)
DE602006021000D1 (de) Vorrichtung und verfahren für konfigurierbare verarbeitung
JP2017142799A5 (de)
JP2019525294A5 (de)
CN103109261A (zh) 用于通用逻辑操作的方法和设备
US9354893B2 (en) Device for offloading instructions and data from primary to secondary data path
JP6967597B2 (ja) 設定可能な数のアクティブなコアを有する画像処理プロセッサおよびサポートする内部ネットワーク
TWI622014B (zh) 用於影像處理之設備及方法
Bhosle et al. FPGA Implementation of low power pipelined 32-bit RISC Processor
CN102214157A (zh) 一种动态可重构阵列时序控制的方法
DE60141591D1 (de) Ur zur gleichzeitigen durchführung von primären un
Gür et al. FPGA implementation of 32-bit RISC-V processor with web-based assembler-disassembler
ATE478376T1 (de) Arithmetische logik und schaltvorrichtung zur verwendung in einem prozessor
Anjam et al. A VLIW softcore processor with dynamically adjustable issue-slots
Qin et al. Design and performance analysis on static and dynamic pipelined CPU in course experiment of computer architecture
JP2013161484A (ja) 再構成可能コンピューティング装置、その第１メモリ制御器及び第２メモリ制御器、並びにそのデバッギング用のトレースデータを処理する方法
WO2004034252A3 (en) Vliw processor with instruction address modification
Scheipel et al. A Hardware/Software Concept for Partial Logic Updates of Embedded Soft Processors at Runtime
Nakamura et al. Tinycse: Tiny computer system for education
WO2006136943A3 (en) High-level language processor apparatus and method

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties