ATE496393T1 - Verfahren zur herstellung eines halbleiterbauelements und mit einem solchen verfahren erhaltenes halbleiterbauelement - Google Patents
Verfahren zur herstellung eines halbleiterbauelements und mit einem solchen verfahren erhaltenes halbleiterbauelementInfo
- Publication number
- ATE496393T1 ATE496393T1 AT06821240T AT06821240T ATE496393T1 AT E496393 T1 ATE496393 T1 AT E496393T1 AT 06821240 T AT06821240 T AT 06821240T AT 06821240 T AT06821240 T AT 06821240T AT E496393 T1 ATE496393 T1 AT E496393T1
- Authority
- AT
- Austria
- Prior art keywords
- semiconductor
- region
- opening
- semiconductor layer
- collector
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title abstract 13
- 238000004519 manufacturing process Methods 0.000 title abstract 2
- 238000000034 method Methods 0.000 title abstract 2
- 125000006850 spacer group Chemical group 0.000 abstract 2
- 239000000758 substrate Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D10/00—Bipolar junction transistors [BJT]
- H10D10/01—Manufacture or treatment
- H10D10/021—Manufacture or treatment of heterojunction BJTs [HBT]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D10/00—Bipolar junction transistors [BJT]
- H10D10/01—Manufacture or treatment
- H10D10/051—Manufacture or treatment of vertical BJTs
- H10D10/054—Forming extrinsic base regions on silicon substrate after insulating device isolation in vertical BJTs having single crystalline emitter, collector or base regions
Landscapes
- Bipolar Transistors (AREA)
- Bipolar Integrated Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP05110997 | 2005-11-21 | ||
| PCT/IB2006/053996 WO2007057803A1 (en) | 2005-11-21 | 2006-10-29 | Method of manufacturing a semiconductor device and semiconductor device obtained with such a method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE496393T1 true ATE496393T1 (de) | 2011-02-15 |
Family
ID=37772906
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT06821240T ATE496393T1 (de) | 2005-11-21 | 2006-10-29 | Verfahren zur herstellung eines halbleiterbauelements und mit einem solchen verfahren erhaltenes halbleiterbauelement |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US8173511B2 (de) |
| EP (1) | EP1955367B1 (de) |
| JP (1) | JP2009516912A (de) |
| CN (1) | CN101313394B (de) |
| AT (1) | ATE496393T1 (de) |
| DE (1) | DE602006019770D1 (de) |
| WO (1) | WO2007057803A1 (de) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2281302B1 (de) | 2008-05-21 | 2012-12-26 | Nxp B.V. | Verfahren zur herstellung eines halbleiterbauelements eines bipolaren transistors |
| US8729662B2 (en) * | 2008-09-12 | 2014-05-20 | Semiconductor Components Industries, Llc | Semiconductor device and manufacturing method thereof |
| EP2372754B1 (de) * | 2010-04-01 | 2018-03-14 | Nxp B.V. | Abstandshalterstruktur bei der Herstellung von flachen Bipolartransistoren |
| EP2506297A1 (de) * | 2011-03-29 | 2012-10-03 | Nxp B.V. | Bi-CMOS-Vorrichtung und Verfahren |
| CN109887996B (zh) * | 2019-01-31 | 2022-03-08 | 上海华虹宏力半导体制造有限公司 | 自对准锗硅hbt器件的制造方法 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1267092A (zh) * | 1999-03-10 | 2000-09-20 | 光磊科技股份有限公司 | 光电晶体 |
| FR2805923B1 (fr) | 2000-03-06 | 2002-05-24 | St Microelectronics Sa | Procede de fabrication d'un transistor bipolaire double- polysilicium auto-aligne |
| TW515106B (en) * | 2000-09-13 | 2002-12-21 | Toshiba Corp | Bipolar transistor, semiconductor light emitting device and semiconductor device |
| US7074685B2 (en) * | 2002-05-29 | 2006-07-11 | Koninklijke Philips Electronics N.V. | Method of fabrication SiGe heterojunction bipolar transistor |
| EP1654755A1 (de) | 2003-08-01 | 2006-05-10 | Koninklijke Philips Electronics N.V. | Verfahren zur herstellung eines halbleiter-bauelements mit bipolar-transistor und einrichtung mit bipolar-transistor |
| FR2868203B1 (fr) * | 2004-03-29 | 2006-06-09 | St Microelectronics Sa | Procede de fabrication d'un transistor bipolaire a base extrinseque monocristalline |
-
2006
- 2006-10-29 EP EP06821240A patent/EP1955367B1/de not_active Not-in-force
- 2006-10-29 CN CN2006800432704A patent/CN101313394B/zh not_active Expired - Fee Related
- 2006-10-29 JP JP2008540734A patent/JP2009516912A/ja not_active Withdrawn
- 2006-10-29 US US12/094,303 patent/US8173511B2/en active Active
- 2006-10-29 DE DE602006019770T patent/DE602006019770D1/de active Active
- 2006-10-29 AT AT06821240T patent/ATE496393T1/de not_active IP Right Cessation
- 2006-10-29 WO PCT/IB2006/053996 patent/WO2007057803A1/en not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| EP1955367A1 (de) | 2008-08-13 |
| US8173511B2 (en) | 2012-05-08 |
| US20100289022A1 (en) | 2010-11-18 |
| CN101313394B (zh) | 2011-10-05 |
| CN101313394A (zh) | 2008-11-26 |
| EP1955367B1 (de) | 2011-01-19 |
| WO2007057803A1 (en) | 2007-05-24 |
| DE602006019770D1 (de) | 2011-03-03 |
| JP2009516912A (ja) | 2009-04-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100346482C (zh) | 半导体器件及其制备方法 | |
| ATE466378T1 (de) | Verfahren zur herstellung eines sige heteroübergang-bipolartransistors | |
| JP2000031156A5 (de) | ||
| CN107112218B (zh) | Iii-n器件中的凹陷欧姆接触 | |
| ATE399367T1 (de) | Verfahren zur herstellung eines silizium- germanium basis eines heteroübergang- bipolartransistors | |
| US20090194790A1 (en) | Field effect transister and process for producing the same | |
| DE60233241D1 (de) | Verfahren zur herstellung eines vertikalen doppelgate-feldeffekttransistor | |
| WO2004027820A3 (en) | Self-aligned npn transistor with raised extrinsic base | |
| WO2009044638A1 (ja) | GaNエピタキシャル基板、半導体デバイス、GaNエピタキシャル基板及び半導体デバイスの製造方法 | |
| TW200618432A (en) | Semiconductor device and semiconductor device manufacturing method | |
| JP2012094688A (ja) | 半導体装置およびその製造方法 | |
| ATE532211T1 (de) | Verfahren zur herstellung eines bipolaren transistors | |
| CN109716492A (zh) | 半导体装置用基板、半导体装置及半导体装置用基板的制造方法 | |
| EP2251464A3 (de) | Epitaxiesubstrat für Halbleiterbauelement, Halbleiterbauelement und Verfahren zur Herstellung eines Epitaxiesubstrats für ein Halbleiterbauelement | |
| WO2004095517A3 (en) | Passivation layer for group iii-v semiconductor devices | |
| TW200719433A (en) | Growth controlled vertical transistor | |
| EP1724378A3 (de) | Epitaktisches Substrat, Halbleiterbauteil, Verfahren zur Herstellung eines epitaktischen Substrats und Verfahren zur unregelmässigen Verteilung von Versetzungen in einer Gruppe III-Nitrid Kristall | |
| GB2452213A (en) | Biopolar junction transistor with a reduced collector-substrate capacitance | |
| ATE496393T1 (de) | Verfahren zur herstellung eines halbleiterbauelements und mit einem solchen verfahren erhaltenes halbleiterbauelement | |
| KR20130066396A (ko) | 질화물 반도체 소자 및 그 제조 방법 | |
| WO2012169019A1 (ja) | 半導体装置およびその製造方法 | |
| US10147601B2 (en) | Method for producing a layer structure as a buffer layer of a semiconductor component and layer structure as a buffer layer of a semiconductor component | |
| JP2007504649A5 (de) | ||
| US8168000B2 (en) | III-nitride semiconductor device fabrication | |
| US8420516B2 (en) | Method for producing n-type group III nitride semiconductor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |