ATE515791T1 - Herstellungsverfahren für eine halbleitervorrichtung - Google Patents

Herstellungsverfahren für eine halbleitervorrichtung

Info

Publication number
ATE515791T1
ATE515791T1 AT06823881T AT06823881T ATE515791T1 AT E515791 T1 ATE515791 T1 AT E515791T1 AT 06823881 T AT06823881 T AT 06823881T AT 06823881 T AT06823881 T AT 06823881T AT E515791 T1 ATE515791 T1 AT E515791T1
Authority
AT
Austria
Prior art keywords
forming
photoresist pattern
layer
etching
photoresist
Prior art date
Application number
AT06823881T
Other languages
English (en)
Inventor
In Bok Baek
Seong Jae Lee
Jong Heon Yang
Chang Geun Ahn
Han Young Yu
Ki Ju Im
Original Assignee
Korea Electronics Telecomm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Korea Electronics Telecomm filed Critical Korea Electronics Telecomm
Application granted granted Critical
Publication of ATE515791T1 publication Critical patent/ATE515791T1/de

Links

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/014—Manufacture or treatment of FETs having zero-dimensional [0D] or one-dimensional [1D] channels, e.g. quantum wire FETs, single-electron transistors [SET] or Coulomb blockade transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0223—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/023—Manufacture or treatment of FETs having insulated gates [IGFET] having multiple independently-addressable gate electrodes influencing the same channel
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H10D30/0323—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon comprising monocrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/402—Single electron transistors; Coulomb blockade transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/611—Insulated-gate field-effect transistors [IGFET] having multiple independently-addressable gate electrodes influencing the same channel
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
    • H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H10D64/01304—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H10D64/01326—Aspects related to lithography, isolation or planarisation of the conductor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/017—Manufacture or treatment using dummy gates in processes wherein at least parts of the final gates are self-aligned to the dummy gates, i.e. replacement gate processes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P76/00—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
    • H10P76/20—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising organic materials
    • H10P76/204—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising organic materials of organic photoresist masks

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Nanotechnology (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Mathematical Physics (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Thin Film Transistor (AREA)
  • Drying Of Semiconductors (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Die Bonding (AREA)
AT06823881T 2005-12-06 2006-12-04 Herstellungsverfahren für eine halbleitervorrichtung ATE515791T1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
KR20050118218 2005-12-06
KR1020060050749A KR100704380B1 (ko) 2005-12-06 2006-06-07 반도체 소자 제조 방법
PCT/KR2006/005173 WO2007066937A1 (en) 2005-12-06 2006-12-04 Method of manufacturing semiconductor device

Publications (1)

Publication Number Publication Date
ATE515791T1 true ATE515791T1 (de) 2011-07-15

Family

ID=38161049

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06823881T ATE515791T1 (de) 2005-12-06 2006-12-04 Herstellungsverfahren für eine halbleitervorrichtung

Country Status (7)

Country Link
US (1) US7947585B2 (de)
EP (1) EP1958243B1 (de)
JP (1) JP5038326B2 (de)
KR (1) KR100704380B1 (de)
CN (1) CN101322230B (de)
AT (1) ATE515791T1 (de)
WO (1) WO2007066937A1 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100698013B1 (ko) * 2005-12-08 2007-03-23 한국전자통신연구원 쇼트키 장벽 관통 트랜지스터 및 그 제조 방법
US7473623B2 (en) * 2006-06-30 2009-01-06 Advanced Micro Devices, Inc. Providing stress uniformity in a semiconductor device
KR20080057790A (ko) * 2006-12-21 2008-06-25 동부일렉트로닉스 주식회사 플래시 메모리 및 그 제조 방법
US7947545B2 (en) * 2007-10-31 2011-05-24 Avago Technologies Wireless Ip (Singapore) Pte. Ltd. Method for producing a transistor gate with sub-photolithographic dimensions
FR2968128B1 (fr) * 2010-11-26 2013-01-04 St Microelectronics Sa Cellule precaracterisee pour circuit intégré
US8569158B2 (en) 2011-03-31 2013-10-29 Tokyo Electron Limited Method for forming ultra-shallow doping regions by solid phase diffusion
WO2012135599A1 (en) * 2011-03-31 2012-10-04 Tokyo Electron Limited Method for forming ultra-shallow doping regions by solid phase diffusion
US8580664B2 (en) 2011-03-31 2013-11-12 Tokyo Electron Limited Method for forming ultra-shallow boron doping regions by solid phase diffusion
CN103854984B (zh) * 2012-12-03 2017-03-01 中国科学院微电子研究所 一种后栅工艺假栅的制造方法和后栅工艺假栅
US9093379B2 (en) 2013-05-29 2015-07-28 International Business Machines Corporation Silicidation blocking process using optically sensitive HSQ resist and organic planarizing layer
US9548238B2 (en) 2013-08-12 2017-01-17 Globalfoundries Inc. Method of manufacturing a semiconductor device using a self-aligned OPL replacement contact and patterned HSQ and a semiconductor device formed by same
US9899224B2 (en) 2015-03-03 2018-02-20 Tokyo Electron Limited Method of controlling solid phase diffusion of boron dopants to form ultra-shallow doping regions
US10050147B2 (en) * 2015-07-24 2018-08-14 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and manufacturing method thereof
CN105931991B (zh) * 2016-06-17 2019-02-12 深圳市华星光电技术有限公司 电极的制备方法
EP3507837A4 (de) * 2016-08-30 2020-05-06 Intel Corporation Quantenpunktvorrichtungen
GB201906936D0 (en) 2019-05-16 2019-07-03 Quantum Motion Tech Limited Processor element for quantum information processor
JP7494104B2 (ja) * 2020-12-24 2024-06-03 キオクシア株式会社 パターン形成方法およびテンプレートの製造方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4350541A (en) * 1979-08-13 1982-09-21 Nippon Telegraph & Telephone Public Corp. Doping from a photoresist layer
JP3029653B2 (ja) * 1990-09-14 2000-04-04 株式会社東芝 半導体装置の製造方法
JPH04340277A (ja) * 1991-01-25 1992-11-26 Sony Corp Ｍｏｓ型半導体集積回路の製造方法
JPH0794715A (ja) * 1993-09-21 1995-04-07 Matsushita Electric Ind Co Ltd Ｍｏｓ型トランジスタの製造方法
JPH1126757A (ja) 1997-06-30 1999-01-29 Toshiba Corp 半導体装置及びその製造方法
JP3545592B2 (ja) * 1998-03-16 2004-07-21 株式会社東芝 半導体装置の製造方法
JPH11317517A (ja) * 1998-05-06 1999-11-16 Sony Corp 半導体装置およびその製造方法
US6225173B1 (en) * 1998-11-06 2001-05-01 Advanced Micro Devices, Inc. Recessed channel structure for manufacturing shallow source/drain extensions
JP2000188394A (ja) 1998-12-21 2000-07-04 Hitachi Ltd 半導体装置及びその製造方法
US6033963A (en) * 1999-08-30 2000-03-07 Taiwan Semiconductor Manufacturing Company Method of forming a metal gate for CMOS devices using a replacement gate process
KR100456319B1 (ko) * 2000-05-19 2004-11-10 주식회사 하이닉스반도체 폴리머와 산화막의 연마 선택비 차이를 이용한 반도체소자의 게이트 형성 방법
US20030015758A1 (en) * 2001-07-21 2003-01-23 Taylor, Jr William J. Semiconductor device and method therefor
US6762130B2 (en) * 2002-05-31 2004-07-13 Texas Instruments Incorporated Method of photolithographically forming extremely narrow transistor gate elements
US6995430B2 (en) * 2002-06-07 2006-02-07 Amberwave Systems Corporation Strained-semiconductor-on-insulator device structures
US6916694B2 (en) * 2003-08-28 2005-07-12 International Business Machines Corporation Strained silicon-channel MOSFET using a damascene gate process

Also Published As

Publication number Publication date
EP1958243B1 (de) 2011-07-06
US20080254606A1 (en) 2008-10-16
US7947585B2 (en) 2011-05-24
EP1958243A1 (de) 2008-08-20
CN101322230B (zh) 2012-02-08
WO2007066937A1 (en) 2007-06-14
KR100704380B1 (ko) 2007-04-09
JP5038326B2 (ja) 2012-10-03
EP1958243A4 (de) 2010-04-07
CN101322230A (zh) 2008-12-10
JP2009518822A (ja) 2009-05-07

Similar Documents

Publication Publication Date Title
EP1958243A4 (de) Herstellungsverfahren für eine halbleitervorrichtung
JP2008517468A5 (de)
JP2010056579A5 (de)
ATE495551T1 (de) Herstellungsverfahren von einem soi-transistor mit selbstjustierter grundplatte und gate und mit einer vergrabenen oxidschicht mit veränderlicher dicke
JP2011044517A5 (de)
JP2010135762A5 (ja) 半導体装置の作製方法
TW200629416A (en) Semiconductor device and fabrication method thereof
JP2009076753A5 (de)
JP2001015612A5 (de)
JP2012033896A5 (de)
GB2407704B (en) Manufacturing method of a thin film transistor array substrate
JP2006100808A5 (de)
JP2011060901A5 (de)
JP2011238714A5 (de)
WO2018196069A1 (zh) 无机薄膜晶体管的制作方法、柔性显示装置
CN103681274B (zh) 半导体器件制造方法
JP2005109389A5 (de)
CN108022832A (zh) 电极的制作方法、薄膜晶体管及其制作方法、相关基板
TW200610032A (en) Method for plasma treating an etched opening or a damascening opening formed in a porous low-k material, and semiconductor device
TW200943414A (en) Semiconductor device and method of fabricating the same
CN103123912A (zh) 一种顶栅tft阵列基板制造方法
TW200743157A (en) Method of fabricating metal oxide semiconductor
TW200701396A (en) Method for forming contact hole in semiconductor device
TW200802621A (en) Method of fabricating recess gate in semiconductor device
CN102437064B (zh) 硅纳米线的制造方法

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties