ATE520079T1 - Datenverarbeitungssystem, datenverarbeitungsverfahren und vorrichtung - Google Patents

Datenverarbeitungssystem, datenverarbeitungsverfahren und vorrichtung

Info

Publication number
ATE520079T1
ATE520079T1 AT07736020T AT07736020T ATE520079T1 AT E520079 T1 ATE520079 T1 AT E520079T1 AT 07736020 T AT07736020 T AT 07736020T AT 07736020 T AT07736020 T AT 07736020T AT E520079 T1 ATE520079 T1 AT E520079T1
Authority
AT
Austria
Prior art keywords
data path
data
path
component
data processing
Prior art date
Application number
AT07736020T
Other languages
English (en)
Inventor
Florian Bogenberger
Joaquim Kruecken
Christopher Temple
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Application granted granted Critical
Publication of ATE520079T1 publication Critical patent/ATE520079T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operations
    • G06F11/1479—Generic software techniques for error detection or fault masking
    • G06F11/1487—Generic software techniques for error detection or fault masking using N-version programming
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7839—Architectures of general purpose stored program computers comprising a single central processing unit with memory
    • G06F15/7842—Architectures of general purpose stored program computers comprising a single central processing unit with memory on one IC chip (single chip microcontrollers)
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/845—Systems in which the redundancy can be transformed in increased performance

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Computer Hardware Design (AREA)
  • Hardware Redundancy (AREA)
AT07736020T 2007-05-25 2007-05-25 Datenverarbeitungssystem, datenverarbeitungsverfahren und vorrichtung ATE520079T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/IB2007/051984 WO2008146091A1 (en) 2007-05-25 2007-05-25 Data processing system, data processing method, and apparatus

Publications (1)

Publication Number Publication Date
ATE520079T1 true ATE520079T1 (de) 2011-08-15

Family

ID=39273560

Family Applications (1)

Application Number Title Priority Date Filing Date
AT07736020T ATE520079T1 (de) 2007-05-25 2007-05-25 Datenverarbeitungssystem, datenverarbeitungsverfahren und vorrichtung

Country Status (4)

Country Link
US (1) US8527681B2 (de)
EP (1) EP2153328B1 (de)
AT (1) ATE520079T1 (de)
WO (1) WO2008146091A1 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8527681B2 (en) * 2007-05-25 2013-09-03 Freescale Semiconductor, Inc. Data processing system, data processing method, and apparatus
US8373435B2 (en) * 2008-09-30 2013-02-12 Freescale Semiconductor, Inc. Method and apparatus for handling an output mismatch
WO2011101707A1 (en) * 2010-02-16 2011-08-25 Freescale Semiconductor, Inc. Data processing method, data processor and apparatus including a data processor
US8683264B2 (en) * 2010-04-13 2014-03-25 International Business Machines Corporation Processing execution requests within different computing environments
JP5684514B2 (ja) * 2010-08-19 2015-03-11 株式会社東芝 冗長化制御システム、及びその演算データの伝送方法
DE102011086530A1 (de) * 2010-11-19 2012-05-24 Continental Teves Ag & Co. Ohg Mikroprozessorsystem mit fehlertoleranter Architektur
US10142124B2 (en) * 2012-05-24 2018-11-27 Infineon Technologies Ag System and method to transmit data over a bus system
WO2014080245A1 (en) 2012-11-22 2014-05-30 Freescale Semiconductor, Inc. Data processing device, method of execution error detection and integrated circuit
DE102014217321A1 (de) 2014-08-29 2016-03-03 Continental Teves Ag & Co. Ohg Mikrocontrollersystem und Verfahren für sicherheitskritische Kraftfahrzeugsysteme sowie deren Verwendung
US9823983B2 (en) 2014-09-25 2017-11-21 Nxp Usa, Inc. Electronic fault detection unit
DE102016215345A1 (de) 2016-08-17 2018-02-22 Siemens Aktiengesellschaft Verfahren und Vorrichtung zur redundanten Datenverarbeitung
JP6848340B2 (ja) * 2016-10-25 2021-03-24 株式会社リコー 情報処理システム、更新方法、情報処理装置及びプログラム
WO2018128204A1 (ko) * 2017-01-06 2018-07-12 주식회사 알티스트 파티셔닝 기술을 이용하여 lsm 및 dpm을 동시에 사용할 수 있는 멀티코어 시스템
US10831578B2 (en) 2018-09-28 2020-11-10 Nxp Usa, Inc. Fault detection circuit with progress register and status register
US11132268B2 (en) * 2019-10-21 2021-09-28 The Boeing Company System and method for synchronizing communications between a plurality of processors
US12174703B2 (en) * 2023-03-17 2024-12-24 Dell Products L.P. System and method for managing recovery of management controllers
US12135970B2 (en) 2023-03-17 2024-11-05 The Boeing Company System and method for synchronizing processing between a plurality of processors

Family Cites Families (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3234637A1 (de) 1982-09-18 1984-03-22 Alfred Teves Gmbh, 6000 Frankfurt Verfahren und schaltungsanordnung zur steuerung einer bremsschlupfregelanlage
US5458404A (en) 1991-11-12 1995-10-17 Itt Automotive Europe Gmbh Redundant wheel sensor signal processing in both controller and monitoring circuits
US5812757A (en) * 1993-10-08 1998-09-22 Mitsubishi Denki Kabushiki Kaisha Processing board, a computer, and a fault recovery method for the computer
DE4341082A1 (de) 1993-12-02 1995-06-08 Teves Gmbh Alfred Schaltungsanordnung für sicherheitskritische Regelungssysteme
DE19529434B4 (de) 1995-08-10 2009-09-17 Continental Teves Ag & Co. Ohg Microprozessorsystem für sicherheitskritische Regelungen
US5802265A (en) * 1995-12-01 1998-09-01 Stratus Computer, Inc. Transparent fault tolerant computer system
DE19631309A1 (de) 1996-08-02 1998-02-05 Teves Gmbh Alfred Mikroprozessoranordnung für ein Fahrzeug-Regelungssystem
DE19716197A1 (de) 1997-04-18 1998-10-22 Itt Mfg Enterprises Inc Mikroprozessorsystem für sicherheitskritische Regelungen
DE19720618A1 (de) 1997-05-16 1998-11-19 Itt Mfg Enterprises Inc Mikroprozessorsystem für Kfz-Regelungssysteme
US5835363A (en) * 1997-11-13 1998-11-10 Acer Peripherals, Inc. Power supply device featuring synchronous mode and asynchronous mode operation
DE19800311A1 (de) 1998-01-07 1999-07-08 Itt Mfg Enterprises Inc Elektronische, digitale Einrichtung
US6327175B1 (en) * 1999-09-13 2001-12-04 Cypress Semiconductor Corporation Method and apparatus for controlling a memory array with a programmable register
US6615366B1 (en) 1999-12-21 2003-09-02 Intel Corporation Microprocessor with dual execution core operable in high reliability mode
JP2002009864A (ja) * 2000-06-20 2002-01-11 Sony Corp 制御方法及び通信装置
US6865179B1 (en) * 2000-07-20 2005-03-08 Lucent Technologies Inc. Apparatus and method for synchronous and asynchronous transfer mode switching of ATM traffic
US20020112070A1 (en) * 2000-12-08 2002-08-15 The Boeing Company Network controller for digitally controlling remote devices via a common bus
JP3628265B2 (ja) * 2001-02-21 2005-03-09 株式会社半導体理工学研究センター マルチプロセッサシステム装置
DE10124027A1 (de) 2001-05-16 2002-11-21 Continental Teves Ag & Co Ohg Verfahren,Mikroprozessorsystem für sicherheitskritische Regelungen und dessen Verwendung
DE10349580A1 (de) 2003-10-24 2005-05-25 Robert Bosch Gmbh Verfahren und Vorrichtung zur Operandenverarbeitung in einer Prozessoreinheit
US7613853B2 (en) * 2003-10-24 2009-11-03 Stmicroelectronics Pvt. Ltd. Output buffer circuit capable of synchronous and asynchronous data buffering using sensing circuit, and method and system of same
DE10349581A1 (de) 2003-10-24 2005-05-25 Robert Bosch Gmbh Verfahren und Vorrichtung zur Umschaltung zwischen wenigstens zwei Betriebsmodi einer Prozessoreinheit
WO2005067177A1 (en) * 2004-01-06 2005-07-21 Sk Telecom Co., Ltd. Method for controlling multi-mode multi-band mobile communication terminal for hand-over between asynchronous communication network and synchronous communication network and mobile communication system therefor
KR100557104B1 (ko) * 2004-01-14 2006-03-03 삼성전자주식회사 시각 정보를 표시하는 듀얼모드 이동통신 단말기 및 그 방법
US7392426B2 (en) * 2004-06-15 2008-06-24 Honeywell International Inc. Redundant processing architecture for single fault tolerance
US7245552B2 (en) * 2005-06-22 2007-07-17 Infineon Technologies Ag Parallel data path architecture
DE102005037247A1 (de) 2005-08-08 2007-02-15 Robert Bosch Gmbh Verfahren und Vorrichtung zur Steuerung eines Speicherzugriffs bei einem Rechnersystem mit wenigstens zwei Ausführungseinheiten
EP1913478B1 (de) * 2005-08-11 2018-10-10 Continental Teves AG & Co. OHG Mikroprozessorsystem zur steuerung bzw. regelung von zumindest zum teil sicherheitskritischen prozessen
KR100656455B1 (ko) * 2005-12-27 2006-12-11 주식회사 하이닉스반도체 반도체 메모리의 액티브 싸이클 제어장치 및 방법
KR100695289B1 (ko) * 2006-03-09 2007-03-16 주식회사 하이닉스반도체 반도체 메모리 장치의 어드레스 버퍼 및 어드레스 버퍼링방법
US7501968B2 (en) * 2006-12-15 2009-03-10 Honeywell International, Inc. Integrated multi-mode sensor
US8527681B2 (en) * 2007-05-25 2013-09-03 Freescale Semiconductor, Inc. Data processing system, data processing method, and apparatus
US8010846B1 (en) * 2008-04-30 2011-08-30 Honeywell International Inc. Scalable self-checking processing platform including processors executing both coupled and uncoupled applications within a frame
IT1391785B1 (it) * 2008-11-21 2012-01-27 St Microelectronics Srl Sistema elettronico per il rilevamento di un guasto

Also Published As

Publication number Publication date
WO2008146091A1 (en) 2008-12-04
US8527681B2 (en) 2013-09-03
EP2153328A1 (de) 2010-02-17
US20110066779A1 (en) 2011-03-17
EP2153328B1 (de) 2011-08-10

Similar Documents

Publication Publication Date Title
ATE520079T1 (de) Datenverarbeitungssystem, datenverarbeitungsverfahren und vorrichtung
TW200943070A (en) Memory device with network on chip methods, apparatus, and systems
WO2007149495A3 (en) Program binding system, method and software for a resilient integrated circuit architecture
WO2009022301A3 (en) 12c-bus interface with parallel operational mode
WO2009040179A3 (de) Schaltungsanordnung zur signalaufnahme und -erzeugung sowie verfahren zum betreiben dieser schaltungsanordnung
WO2008025017A3 (en) Configurable personal audiovisual device for use in networked application-sharing system
TW200740296A (en) A lighting system and a method for controlling a lighting system
NO20075529L (no) Legitimasjonsgrensesnitt
WO2013128007A3 (de) Netzinfrastrukturkomponente, verbundsystem mit einer mehrzahl von netzinfrastrukturkomponenten sowie verwendung des verbundsystems
WO2008070814A3 (en) Apparatus, system, and method for a scalable, composite, reconfigurable backplane
ATE524889T1 (de) Verfahren und vorrichtung zum digital- teilnehmeranschlusszugriffsmultiplexer-stacking
WO2008086140A3 (en) Behavioral modification system and method
TW200729748A (en) Multimode communication device with shared signal path programmable filter
WO2007112032A3 (en) Fpga routing with reservation for long lines and sharing long lines
WO2009007378A3 (en) Apparatus for automation of the operative functionalities of one or more loads of an environment
WO2010016889A3 (en) Flexible and expandable memory architectures
PL1869836T3 (pl) Jednostka nadrzędna, układ komunikacyjny i sposób ich działania
WO2008004185A3 (en) Electronic device, system on chip and method for monitoring data traffic
WO2008004187A3 (en) Electronic device, system on chip and method of monitoring data traffic
ATE500629T1 (de) Brennstoffzellensystem
DE502007006334D1 (de) Redundantes Kommunikationsnetzwerk
DE602007012164D1 (de) Verfahren und Vorrichtungen zur Bereitstellung von Benetzungsstrom
ATE551885T1 (de) Elektronisches gerät und verfahren zum untersuchen einer leiterplatte
ATE528889T1 (de) Elektronische vorrichtung und verfahren zur kommunikationsressourcenzuteilung
NO20083721L (no) High speed redundant data processing system

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties