ATE520081T1 - Latenzreduktion für einen cache auf der basis eines cache-kohärenten busses - Google Patents

Latenzreduktion für einen cache auf der basis eines cache-kohärenten busses

Info

Publication number
ATE520081T1
ATE520081T1 AT08756742T AT08756742T ATE520081T1 AT E520081 T1 ATE520081 T1 AT E520081T1 AT 08756742 T AT08756742 T AT 08756742T AT 08756742 T AT08756742 T AT 08756742T AT E520081 T1 ATE520081 T1 AT E520081T1
Authority
AT
Austria
Prior art keywords
cache
agents
interconnect
latency reduction
coherent bus
Prior art date
Application number
AT08756742T
Other languages
English (en)
Inventor
Brian P Lilly
Sridhar P Subramanian
Ramesh Gunna
Original Assignee
Apple Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Apple Inc filed Critical Apple Inc
Application granted granted Critical
Publication of ATE520081T1 publication Critical patent/ATE520081T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/084—Multiuser, multiprocessor or multiprocessing cache systems with a shared cache

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
AT08756742T 2007-06-05 2008-06-05 Latenzreduktion für einen cache auf der basis eines cache-kohärenten busses ATE520081T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/758,219 US7702858B2 (en) 2007-06-05 2007-06-05 Latency reduction for cache coherent bus-based cache
PCT/US2008/065977 WO2008151297A1 (en) 2007-06-05 2008-06-05 Latency reduction for cache coherent bus-based cache

Publications (1)

Publication Number Publication Date
ATE520081T1 true ATE520081T1 (de) 2011-08-15

Family

ID=39673146

Family Applications (1)

Application Number Title Priority Date Filing Date
AT08756742T ATE520081T1 (de) 2007-06-05 2008-06-05 Latenzreduktion für einen cache auf der basis eines cache-kohärenten busses

Country Status (5)

Country Link
US (3) US7702858B2 (de)
EP (1) EP2156302B1 (de)
AT (1) ATE520081T1 (de)
ES (1) ES2370749T3 (de)
WO (1) WO2008151297A1 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7702858B2 (en) * 2007-06-05 2010-04-20 Apple Inc. Latency reduction for cache coherent bus-based cache
CN102043739B (zh) * 2009-11-09 2013-08-21 威盛电子股份有限公司 避免存储器接入延时的系统和方法
US8874855B2 (en) * 2009-12-28 2014-10-28 Empire Technology Development Llc Directory-based coherence caching
US8713277B2 (en) 2010-06-01 2014-04-29 Apple Inc. Critical word forwarding with adaptive prediction
US20130007376A1 (en) * 2011-07-01 2013-01-03 Sailesh Kottapalli Opportunistic snoop broadcast (osb) in directory enabled home snoopy systems
US9477600B2 (en) * 2011-08-08 2016-10-25 Arm Limited Apparatus and method for shared cache control including cache lines selectively operable in inclusive or non-inclusive mode
US10216640B2 (en) * 2014-03-21 2019-02-26 Samsung Electronics Co., Ltd. Opportunistic cache injection of data into lower latency levels of the cache hierarchy
US9209961B1 (en) 2014-09-29 2015-12-08 Apple Inc. Method and apparatus for delay compensation in data transmission
KR102428563B1 (ko) 2015-09-30 2022-08-03 삼성전자주식회사 수눕 작동을 관리하는 코히런트 인터커넥트와 이를 포함하는 데이터 처리 장치들
JP6249120B1 (ja) * 2017-03-27 2017-12-20 日本電気株式会社 プロセッサ

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5875462A (en) * 1995-12-28 1999-02-23 Unisys Corporation Multi-processor data processing system with multiple second level caches mapable to all of addressable memory
US6018792A (en) 1997-07-02 2000-01-25 Micron Electronics, Inc. Apparatus for performing a low latency memory read with concurrent snoop
US6519685B1 (en) * 1999-12-22 2003-02-11 Intel Corporation Cache states for multiprocessor cache coherency protocols
US6647464B2 (en) 2000-02-18 2003-11-11 Hewlett-Packard Development Company, L.P. System and method utilizing speculative cache access for improved performance
US6745297B2 (en) * 2000-10-06 2004-06-01 Broadcom Corporation Cache coherent protocol in which exclusive and modified data is transferred to requesting agent from snooping agent
US6725337B1 (en) * 2001-05-16 2004-04-20 Advanced Micro Devices, Inc. Method and system for speculatively invalidating lines in a cache
US6571321B2 (en) 2001-07-27 2003-05-27 Broadcom Corporation Read exclusive for fast, simple invalidate
US7287126B2 (en) * 2003-07-30 2007-10-23 Intel Corporation Methods and apparatus for maintaining cache coherency
US7111153B2 (en) * 2003-09-30 2006-09-19 Intel Corporation Early data return indication mechanism
US7434007B2 (en) * 2005-03-29 2008-10-07 Arm Limited Management of cache memories in a data processing apparatus
US7536514B2 (en) * 2005-09-13 2009-05-19 International Business Machines Corporation Early return indication for read exclusive requests in shared memory architecture
US20070083715A1 (en) * 2005-09-13 2007-04-12 International Business Machines Corporation Early return indication for return data prior to receiving all responses in shared memory architecture
US7478190B2 (en) * 2006-02-10 2009-01-13 University Of Utah Technology Commercialization Office Microarchitectural wire management for performance and power in partitioned architectures
US7702858B2 (en) * 2007-06-05 2010-04-20 Apple Inc. Latency reduction for cache coherent bus-based cache

Also Published As

Publication number Publication date
US20080307168A1 (en) 2008-12-11
US7702858B2 (en) 2010-04-20
US20100161905A1 (en) 2010-06-24
US7949832B2 (en) 2011-05-24
HK1140282A1 (en) 2010-10-08
ES2370749T3 (es) 2011-12-22
EP2156302A1 (de) 2010-02-24
EP2156302B1 (de) 2011-08-10
US8347040B2 (en) 2013-01-01
WO2008151297A1 (en) 2008-12-11
US20110197030A1 (en) 2011-08-11

Similar Documents

Publication Publication Date Title
ATE520081T1 (de) Latenzreduktion für einen cache auf der basis eines cache-kohärenten busses
US8856448B2 (en) Methods and apparatus for low intrusion snoop invalidation
GB201210115D0 (en) Shared cache memory control
Elver et al. TSO-CC: Consistency directed cache coherence for TSO
US10157137B1 (en) Cache way prediction
KR101661259B1 (ko) 저전력 부분 폭 고속 링크 상태에서 나갈 때의 고속 디스큐
DE602007006277D1 (de) Patrouillen-snooping zur kandidatenidentifikation für die cache-ausräumung auf höherer ebene
BR112012024958A2 (pt) encaminhamento de palavra crítica com previsão adaptativa
US20160110309A1 (en) Device power management state transition latency advertisement for faster boot time
BR112012015985A2 (pt) métodos para enviar e para receber recibos eletrônicos, e, computador servidor
EP2513779A4 (de) Mechanismen zur beschleunigung von transaktionen mithilfe gepufferter speicher
GB2514023A (en) System and method for intelligently flushing data from a processor into a memory subsystem
ATE456090T1 (de) Wiederholungsmechanismus für speichertransaktionen
GB201314780D0 (en) Last branch record indicators for transactional memory
ATE481672T1 (de) Verfahren zum aufrechterhalten eines usb- aktivzustands ohne datentransfer
WO2010077850A3 (en) Read and write monitoring attributes in transactional memory (tm) systems
WO2011066033A3 (en) Mirroring data between redundant storage controllers of a storage system
WO2012040731A3 (en) Allocation and write policy for a glueless area-efficient directory cache for hotly contested cache lines
WO2011041095A3 (en) Memory mirroring and migration at home agent
ATE542180T1 (de) Effiziente interrupt-nachrichtendefinition
WO2008144179A8 (en) Method and apparatus for cache transactions in a data processing system
CN107408079A8 (zh) 带有一致单元的多级别系统存储器的存储器控制器
WO2007084484A3 (en) System and method of multi-core cache coherency
JP2014534529A5 (de)
BR112014002172A2 (pt) transferência de dados e controle de erros simultâneos para reduzir latência e melhorar a taxa de transmissão efetiva para um dispositivo central

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties