ATE520086T1 - Speicheranordnung für mehrprozessorsysteme - Google Patents

Speicheranordnung für mehrprozessorsysteme

Info

Publication number
ATE520086T1
ATE520086T1 AT06762309T AT06762309T ATE520086T1 AT E520086 T1 ATE520086 T1 AT E520086T1 AT 06762309 T AT06762309 T AT 06762309T AT 06762309 T AT06762309 T AT 06762309T AT E520086 T1 ATE520086 T1 AT E520086T1
Authority
AT
Austria
Prior art keywords
memory
queue
functional unit
queues
arrangement
Prior art date
Application number
AT06762309T
Other languages
English (en)
Inventor
Bingfeng Mei
Suk Kim
Osman Allam
Original Assignee
Imec
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Imec, Samsung Electronics Co Ltd filed Critical Imec
Application granted granted Critical
Publication of ATE520086T1 publication Critical patent/ATE520086T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1657—Access to multiple memories
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
    • G06F12/0851—Cache with interleaved addressing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1642—Handling requests for interconnection or transfer for access to memory bus based on arbitration with request queuing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Multi Processors (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Advance Control (AREA)
AT06762309T 2005-06-30 2006-06-30 Speicheranordnung für mehrprozessorsysteme ATE520086T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US69550605P 2005-06-30 2005-06-30
PCT/EP2006/006375 WO2007003370A2 (en) 2005-06-30 2006-06-30 A memory arrangement for multi-processor systems

Publications (1)

Publication Number Publication Date
ATE520086T1 true ATE520086T1 (de) 2011-08-15

Family

ID=37106271

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06762309T ATE520086T1 (de) 2005-06-30 2006-06-30 Speicheranordnung für mehrprozessorsysteme

Country Status (6)

Country Link
US (1) US8560795B2 (de)
EP (2) EP2317446A1 (de)
JP (1) JP5117383B2 (de)
KR (1) KR100990902B1 (de)
AT (1) ATE520086T1 (de)
WO (1) WO2007003370A2 (de)

Families Citing this family (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI543185B (zh) 2005-09-30 2016-07-21 考文森智財管理公司 具有輸出控制之記憶體及其系統
US7652922B2 (en) 2005-09-30 2010-01-26 Mosaid Technologies Incorporated Multiple independent serial link memory
US11948629B2 (en) 2005-09-30 2024-04-02 Mosaid Technologies Incorporated Non-volatile memory device with concurrent bank operations
US20070076502A1 (en) 2005-09-30 2007-04-05 Pyeon Hong B Daisy chain cascading devices
US7747833B2 (en) 2005-09-30 2010-06-29 Mosaid Technologies Incorporated Independent link and bank selection
JP2009025866A (ja) * 2007-07-17 2009-02-05 Nec Electronics Corp メモリコントローラ、バスシステム、集積回路、及び、集積回路の制御方法。
KR101388134B1 (ko) * 2007-10-01 2014-04-23 삼성전자주식회사 뱅크 충돌 방지 장치 및 방법
US20090248919A1 (en) * 2008-03-25 2009-10-01 Jerzy Szwagrzyk Method for external fifo acceleration
EP2110757A1 (de) 2008-04-14 2009-10-21 Imec Vorrichtung und Verfahren zur Parallelisierung von Mehrträger-Demodulation
CN101547209B (zh) * 2009-05-15 2012-01-04 杭州华三通信技术有限公司 一种信息表项的更新方法和设备
KR101553651B1 (ko) 2009-10-13 2015-09-17 삼성전자 주식회사 다중 뱅크 메모리 액세스 장치
US9342471B2 (en) 2010-01-29 2016-05-17 Mosys, Inc. High utilization multi-partitioned serial memory
US8660132B2 (en) * 2010-06-28 2014-02-25 Avaya Inc. Control plane packet processing and latency control
KR101738641B1 (ko) 2010-12-17 2017-05-23 삼성전자주식회사 멀티 코어 시스템의 프로그램 컴파일 장치 및 방법
KR101862799B1 (ko) 2011-12-12 2018-05-31 삼성전자주식회사 메모리 컨트롤러 및 메모리 컨트롤 방법
WO2013100783A1 (en) 2011-12-29 2013-07-04 Intel Corporation Method and system for control signalling in a data path module
US9208002B2 (en) * 2012-01-06 2015-12-08 International Business Machines Corporation Equalizing bandwidth for multiple requesters using a shared memory system
US9329834B2 (en) * 2012-01-10 2016-05-03 Intel Corporation Intelligent parametric scratchap memory architecture
US9274964B2 (en) * 2012-02-02 2016-03-01 Qualcomm Incorporated Multi-bank cache memory
WO2013136857A1 (ja) * 2012-03-13 2013-09-19 日本電気株式会社 データ処理システム、半導体集積回路およびその制御方法
JP2013206095A (ja) * 2012-03-28 2013-10-07 Fujitsu Ltd データ処理装置及びデータ処理装置の制御方法
JP6432348B2 (ja) * 2012-12-25 2018-12-05 日本電気株式会社 演算装置及び演算方法
US9405688B2 (en) * 2013-03-05 2016-08-02 Intel Corporation Method, apparatus, system for handling address conflicts in a distributed memory fabric architecture
KR20140131781A (ko) * 2013-05-06 2014-11-14 삼성전자주식회사 메모리 제어 장치 및 방법
US10331583B2 (en) 2013-09-26 2019-06-25 Intel Corporation Executing distributed memory operations using processing elements connected by distributed channels
US20150186407A1 (en) * 2013-12-27 2015-07-02 A4 Data, Inc. System and method for synchronizing files through differential compression
KR102205899B1 (ko) 2014-02-27 2021-01-21 삼성전자주식회사 메모리의 뱅크 충돌을 방지하기 위한 방법 및 장치
JP6331944B2 (ja) * 2014-10-07 2018-05-30 富士通株式会社 情報処理装置、メモリ制御装置及び情報処理装置の制御方法
US11025934B2 (en) 2014-12-16 2021-06-01 Advanced Micro Devices, Inc. Methods and apparatus for decoding video using re-ordered motion vector buffer
KR101955617B1 (ko) 2015-03-17 2019-03-07 후아웨이 테크놀러지 컴퍼니 리미티드 빅데이터 애플리케이션을 위한 다중-다차원 컴퓨터 구조
US10120685B2 (en) 2015-11-04 2018-11-06 International Business Machines Corporation Tightly coupled processor arrays using coarse grained reconfigurable architecture with iteration level commits
US10528356B2 (en) * 2015-11-04 2020-01-07 International Business Machines Corporation Tightly coupled processor arrays using coarse grained reconfigurable architecture with iteration level commits
CN114168525B (zh) * 2017-03-14 2023-12-19 珠海市芯动力科技有限公司 可重构并行处理
US10043232B1 (en) * 2017-04-09 2018-08-07 Intel Corporation Compute cluster preemption within a general-purpose graphics processing unit
US10325341B2 (en) 2017-04-21 2019-06-18 Intel Corporation Handling pipeline submissions across many compute units
US11086816B2 (en) 2017-09-28 2021-08-10 Intel Corporation Processors, methods, and systems for debugging a configurable spatial accelerator
US11307873B2 (en) 2018-04-03 2022-04-19 Intel Corporation Apparatus, methods, and systems for unstructured data flow in a configurable spatial accelerator with predicate propagation and merging
US10686714B2 (en) * 2018-04-27 2020-06-16 Avago Technologies International Sales Pte. Limited Traffic management for high-bandwidth switching
US10567307B2 (en) 2018-04-27 2020-02-18 Avago Technologies International Sales Pte. Limited Traffic management for high-bandwidth switching
US11200186B2 (en) 2018-06-30 2021-12-14 Intel Corporation Apparatuses, methods, and systems for operations in a configurable spatial accelerator
US10853073B2 (en) 2018-06-30 2020-12-01 Intel Corporation Apparatuses, methods, and systems for conditional operations in a configurable spatial accelerator
US10891240B2 (en) 2018-06-30 2021-01-12 Intel Corporation Apparatus, methods, and systems for low latency communication in a configurable spatial accelerator
KR102140374B1 (ko) * 2018-07-30 2020-07-31 숭실대학교산학협력단 블록체인 지갑 시스템의 캐시 부 채널 공격 방지 장치 및 방법, 상기 방법을 수행하기 위한 기록 매체
US11683270B2 (en) 2018-12-19 2023-06-20 Samsung Electronics Co., Ltd. Communication device including plurality of clients
US10915471B2 (en) 2019-03-30 2021-02-09 Intel Corporation Apparatuses, methods, and systems for memory interface circuit allocation in a configurable spatial accelerator
US11301295B1 (en) * 2019-05-23 2022-04-12 Xilinx, Inc. Implementing an application specified as a data flow graph in an array of data processing engines
US11037050B2 (en) * 2019-06-29 2021-06-15 Intel Corporation Apparatuses, methods, and systems for memory interface circuit arbitration in a configurable spatial accelerator
DE102019213998B4 (de) 2019-09-13 2026-02-26 Airbus Defence and Space GmbH Prozessorsystem mit speicherverschränkung und zugriffsverfahren auf speicherverschränkte speicherbänke
US11194583B2 (en) * 2019-10-21 2021-12-07 Advanced Micro Devices, Inc. Speculative execution using a page-level tracked load order queue
US12086080B2 (en) 2020-09-26 2024-09-10 Intel Corporation Apparatuses, methods, and systems for a configurable accelerator having dataflow execution circuits
JP7653021B2 (ja) * 2021-05-28 2025-03-28 富士通株式会社 コンパイラ、コンパイル方法、及びコンパイラ装置
KR102620843B1 (ko) * 2021-11-22 2024-01-03 리벨리온 주식회사 재구성가능 온 칩 메모리 뱅크, 재구성가능 온 칩 메모리, 이를 탑재한 시스템 온 칩 및 재구성가능 온 칩 메모리 사용 방법
US12141474B2 (en) * 2022-04-29 2024-11-12 Cadence Design Systems, Inc. Queue circuit for controlling access to a memory circuit
US12204757B1 (en) * 2022-12-16 2025-01-21 Amazon Technologies, Inc. Strong ordered transaction for DMA transfers

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4386367A (en) * 1981-06-26 1983-05-31 Tektronix, Inc. System and method for converting a non-interlaced video signal into an interlaced video signal
US4720780A (en) * 1985-09-17 1988-01-19 The Johns Hopkins University Memory-linked wavefront array processor
US5214769A (en) * 1987-12-24 1993-05-25 Fujitsu Limited Multiprocessor control system
JPH01169565A (ja) * 1987-12-24 1989-07-04 Fujitsu Ltd マルチプロセッサ制御方式
JPH03257534A (ja) * 1990-03-07 1991-11-18 Nec Corp メモリ割り当て方式
JP3144794B2 (ja) * 1990-11-09 2001-03-12 株式会社日立製作所 マルチプロセッサシステム
US5293607A (en) * 1991-04-03 1994-03-08 Hewlett-Packard Company Flexible N-way memory interleaving
US5261072A (en) * 1991-10-31 1993-11-09 Tandy Corporation Compact disk data transfer system using cache memory
US5428803A (en) * 1992-07-10 1995-06-27 Cray Research, Inc. Method and apparatus for a unified parallel processing architecture
JPH06314264A (ja) * 1993-05-06 1994-11-08 Nec Corp セルフ・ルーティング・クロスバー・スイッチ
US5832304A (en) * 1995-03-15 1998-11-03 Unisys Corporation Memory queue with adjustable priority and conflict detection
US5790851A (en) * 1997-04-15 1998-08-04 Oracle Corporation Method of sequencing lock call requests to an O/S to avoid spinlock contention within a multi-processor environment
US5974499A (en) * 1997-04-23 1999-10-26 Micron Technology, Inc. Memory system having read modify write function and method
US6295299B1 (en) * 1997-08-29 2001-09-25 Extreme Networks, Inc. Data path architecture for a LAN switch
US6081884A (en) * 1998-01-05 2000-06-27 Advanced Micro Devices, Inc. Embedding two different instruction sets within a single long instruction word using predecode bits
US6658552B1 (en) * 1998-10-23 2003-12-02 Micron Technology, Inc. Processing system with separate general purpose execution unit and data string manipulation unit
US6564304B1 (en) * 2000-09-01 2003-05-13 Ati Technologies Inc. Memory processing system and method for accessing memory including reordering memory requests to reduce mode switching
DE60118617T2 (de) * 2000-11-03 2007-07-05 Broadcom Corp., Irvine Vorrichtung und verfahren zum pipeline-mehrfachspeicherzugriff
US7080365B2 (en) * 2001-08-17 2006-07-18 Sun Microsystems, Inc. Method and apparatus for simulation system compiler
EP1341080A1 (de) * 2002-02-26 2003-09-03 Koninklijke Philips Electronics N.V. Bearbeitungssystem für Programmbefehle
US6963962B2 (en) * 2002-04-11 2005-11-08 Analog Devices, Inc. Memory system for supporting multiple parallel accesses at very high frequencies
EP1512078B1 (de) * 2002-05-24 2012-04-11 Silicon Hive B.V. Programmierbare zugriffslatenzzeit in einem pseudo-multiportspeicher
CN1689106A (zh) * 2002-08-29 2005-10-26 皇家飞利浦电子股份有限公司 具有数据存储装置的电子装置
US7415033B2 (en) * 2002-12-19 2008-08-19 International Business Machines Corporation Dynamic time division multiplexing circuit without a shadow table
US7571287B2 (en) * 2003-03-13 2009-08-04 Marvell World Trade Ltd. Multiport memory architecture, devices and systems including the same, and methods of using the same
US7509643B2 (en) * 2003-03-24 2009-03-24 Sun Microsystems, Inc. Method and apparatus for supporting asymmetric multi-threading in a computer system
US7149842B2 (en) * 2003-07-17 2006-12-12 Sun Microsystems, Inc. Efficient utilization of shared buffer memory and method for operating the same
US7234030B1 (en) * 2004-03-25 2007-06-19 Lattice Semiconductor Corporation Table-based scheduler for FIFOs and the like
US7339592B2 (en) * 2004-07-13 2008-03-04 Nvidia Corporation Simulating multiported memories using lower port count memories
US7277982B2 (en) * 2004-07-27 2007-10-02 International Business Machines Corporation DRAM access command queuing structure

Also Published As

Publication number Publication date
EP2317446A1 (de) 2011-05-04
WO2007003370A3 (en) 2007-04-05
JP5117383B2 (ja) 2013-01-16
KR20080025053A (ko) 2008-03-19
EP1896983A2 (de) 2008-03-12
WO2007003370A2 (en) 2007-01-11
US20080140980A1 (en) 2008-06-12
JP2008545187A (ja) 2008-12-11
EP1896983B1 (de) 2011-08-10
US8560795B2 (en) 2013-10-15
KR100990902B1 (ko) 2010-11-01

Similar Documents

Publication Publication Date Title
WO2007003370A3 (en) A memory arrangement for multi-processor systems
ATE444529T1 (de) Buszugangs-arbitrierungsschema
WO2007032003A3 (en) Device, system and method of handling user requests
EP1688816A4 (de) Datenverarbeitungseinrichtung
WO2009124014A8 (en) Cache optimization
EP2471005A4 (de) Vorrichtungen, verfahren und systeme für eine software zur darstellung verteilter objekte
EP1734446A4 (de) Prozessor, mehrprozessorsystem, prozessorsystem, informationsverarbeitungseinrichtung und temperaturregelverfahren
WO2005103887A3 (en) Methods and apparatus for address map optimization on a multi-scalar extension
EP1517554A4 (de) Datenverarbeitungseinrichtung
EP2328349A4 (de) Informationsverarbeitungssystem und informationsverarbeitungsverfahren
IN2012DN02977A (de)
EP1560431A4 (de) Vorrichtung zur datenverarbeitung
WO2006031414A3 (en) Resolving cache conflicts
EP1835389A3 (de) Speichersystem mit Funktion zur Mikroprozessorlastverteilung
TW200834323A (en) Tier-based memory read/write micro-command scheduler
EP2288156A4 (de) Informationsverarbeitungsvorrichtung
EP2229245A4 (de) Anordnung, lüftungsarm, lüftungssystem
FR2919951B1 (fr) Systeme de traitement et d'affichage de donnees
EP1615433A4 (de) Datenverarbeitungseinrichtung
WO2012024053A3 (en) Method and system of handling non-aligned memory accesses
TW200630799A (en) Memory system and method having uni-directional data buses
EP2659474A4 (de) Systeme, verfahren, und schnittstellen für paginierung und anzeige auf einer zugangsvorrichtung
EP1932725A4 (de) Datenverarbeitungseinrichtung
EP2337351A4 (de) Informationsverarbeitungsvorrichtung, anzeigevorrichtung und informationsverarbeitungssystem
Lee et al. The performance of the M/G/1 queue under the dyadic Min (N, D)-policy and its cost optimization

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties