ATE522863T1 - Mehrprozessorsystem und programmausführungsverfahren im system - Google Patents

Mehrprozessorsystem und programmausführungsverfahren im system

Info

Publication number
ATE522863T1
ATE522863T1 AT09011692T AT09011692T ATE522863T1 AT E522863 T1 ATE522863 T1 AT E522863T1 AT 09011692 T AT09011692 T AT 09011692T AT 09011692 T AT09011692 T AT 09011692T AT E522863 T1 ATE522863 T1 AT E522863T1
Authority
AT
Austria
Prior art keywords
processor
interrupt
address
generation unit
predetermined
Prior art date
Application number
AT09011692T
Other languages
English (en)
Inventor
Shinji Noda
Takeshi Kono
Original Assignee
Sony Computer Entertainment Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Computer Entertainment Inc filed Critical Sony Computer Entertainment Inc
Application granted granted Critical
Publication of ATE522863T1 publication Critical patent/ATE522863T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
    • G06F9/323—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for indirect branch instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a secondary processor, e.g. coprocessor
    • G06F9/3879—Concurrent instruction execution, e.g. pipeline or look ahead using a secondary processor, e.g. coprocessor for non-native instruction execution, e.g. executing a command; for Java instruction set

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Multi Processors (AREA)
  • Image Processing (AREA)
  • Advance Control (AREA)
  • Hardware Redundancy (AREA)
  • Stored Programmes (AREA)
  • Exchange Systems With Centralized Control (AREA)
AT09011692T 2004-12-03 2005-10-31 Mehrprozessorsystem und programmausführungsverfahren im system ATE522863T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004350702A JP3768516B1 (ja) 2004-12-03 2004-12-03 マルチプロセッサシステムとそのシステムにおけるプログラム実行方法

Publications (1)

Publication Number Publication Date
ATE522863T1 true ATE522863T1 (de) 2011-09-15

Family

ID=36383717

Family Applications (2)

Application Number Title Priority Date Filing Date
AT05805443T ATE461482T1 (de) 2004-12-03 2005-10-31 Mehrprozessorsystem und programmausführungsverfahren in dem system
AT09011692T ATE522863T1 (de) 2004-12-03 2005-10-31 Mehrprozessorsystem und programmausführungsverfahren im system

Family Applications Before (1)

Application Number Title Priority Date Filing Date
AT05805443T ATE461482T1 (de) 2004-12-03 2005-10-31 Mehrprozessorsystem und programmausführungsverfahren in dem system

Country Status (6)

Country Link
US (1) US7805596B2 (de)
EP (2) EP1840736B1 (de)
JP (1) JP3768516B1 (de)
AT (2) ATE461482T1 (de)
DE (1) DE602005020063D1 (de)
WO (1) WO2006059444A1 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8510596B1 (en) * 2006-02-09 2013-08-13 Virsec Systems, Inc. System and methods for run time detection and correction of memory corruption
US8269782B2 (en) * 2006-11-10 2012-09-18 Sony Computer Entertainment Inc. Graphics processing apparatus
JP2008228969A (ja) * 2007-03-20 2008-10-02 Seiko Epson Corp 画像表示装置及び遊技機
JP2009110455A (ja) * 2007-10-31 2009-05-21 Hakko Denki Kk プログラマブル操作表示器、そのプログラム
US8480398B1 (en) * 2007-12-17 2013-07-09 Tamer Yunten Yunten model computer system and lab kit for education
KR20090103070A (ko) * 2008-03-27 2009-10-01 삼성전자주식회사 멀티 링크 아키텍쳐에서 저장 상태정보의 다이렉트전송기능을 갖는 멀티 프로세서 시스템
CA3297972A1 (en) 2016-06-16 2026-03-02 Virsec Systems, Inc. Systems and methods for remediating memory corruption in a computer application

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4459659A (en) 1981-02-04 1984-07-10 Burroughs Corporation Subroutine control circuitry for providing subroutine operations in a data processing system in which tasks are executed on a microprogrammed level
US5706478A (en) * 1994-05-23 1998-01-06 Cirrus Logic, Inc. Display list processor for operating in processor and coprocessor modes
US5784638A (en) * 1996-02-22 1998-07-21 International Business Machines Corporation Computer system supporting control transfers between two architectures
US6505290B1 (en) * 1997-09-05 2003-01-07 Motorola, Inc. Method and apparatus for interfacing a processor to a coprocessor
US6167504A (en) * 1998-07-24 2000-12-26 Sun Microsystems, Inc. Method, apparatus and computer program product for processing stack related exception traps
US6807620B1 (en) * 2000-02-11 2004-10-19 Sony Computer Entertainment Inc. Game system with graphics processor
JP3338043B2 (ja) 2000-11-02 2002-10-28 株式会社ソニー・コンピュータエンタテインメント 並列演算装置、エンタテインメント装置、演算処理方法、コンピュータプログラム、半導体デバイス
JP2003036169A (ja) 2001-07-25 2003-02-07 Nec Software Tohoku Ltd 複数の小規模プロセッサによって並列処理を行なうシングルチップマイクロプロセッサ
US7024538B2 (en) * 2001-12-21 2006-04-04 Hewlett-Packard Development Company, L.P. Processor multiple function units executing cycle specifying variable length instruction block and using common target block address updated pointers
US6671196B2 (en) * 2002-02-28 2003-12-30 Sun Microsystems, Inc. Register stack in cache memory
US6996677B2 (en) * 2002-11-25 2006-02-07 Nortel Networks Limited Method and apparatus for protecting memory stacks
JP4518564B2 (ja) * 2003-09-04 2010-08-04 サイエンスパーク株式会社 不正コード実行の防止方法、不正コード実行の防止用プログラム、及び不正コード実行の防止用プログラムの記録媒体

Also Published As

Publication number Publication date
WO2006059444A1 (ja) 2006-06-08
JP3768516B1 (ja) 2006-04-19
US20070283135A1 (en) 2007-12-06
EP2124147B1 (de) 2011-08-31
EP2124147A1 (de) 2009-11-25
DE602005020063D1 (de) 2010-04-29
JP2006163552A (ja) 2006-06-22
EP1840736A1 (de) 2007-10-03
ATE461482T1 (de) 2010-04-15
EP1840736B1 (de) 2010-03-17
US7805596B2 (en) 2010-09-28
EP1840736A4 (de) 2009-04-08

Similar Documents

Publication Publication Date Title
ATE536585T1 (de) Gewindeoptimierte multiprozessor-architektur
US6708326B1 (en) Method, system and program product comprising breakpoint handling mechanism for debugging and/or monitoring a computer instruction sequence
US10007323B2 (en) Platform power consumption reduction via power state switching
WO2002075526A3 (en) Differentiated processing of privileged instructions and user-mode instructions in a emulation system
GB2413666B (en) Non main CPU/OS based operational environment
WO2007080931A1 (ja) デバッグ支援装置及びデバッグ処理方法をコンピュータに実行させるためのプログラム
DE60141173D1 (de) Logische ersetzung von prozessorführung in einer emulierten rechnerumgebung
WO2004061645A3 (en) Methods and systems to control virtual machines
US20140115368A1 (en) Constrained boot techniques in multi-core platforms
CN102955737A (zh) 异构处理器体系的程序调试方法和系统
JP2016537755A5 (de)
KR950704730A (ko) 고속 프로그램가능 로직 컨트롤러(plc)(high speed programmable logic controller)
ATE461482T1 (de) Mehrprozessorsystem und programmausführungsverfahren in dem system
WO2004063879A3 (en) Context switching for partial and start-over threads in embedded real-time kernel
CN101706739A (zh) 一种实时操作系统uCOS-Ⅱ的任务调度算法的硬件实现方法
TW200625172A (en) Interrupt control
Costero et al. Energy efficiency optimization of task-parallel codes on asymmetric architectures
CN101853181A (zh) 用于嵌入式系统的子程序相互调用的方法
WO2007076190A3 (en) Efficient task scheduling by assigning fixed registers to scheduler
WO2008021024A3 (en) Multiprocessor architecture with hierarchical processor organization
Irfan et al. Development of a high level power estimation framework for multicore processors
TW200636569A (en) Method for providing an auxiliary bios code utilizing time expiry control, and related device
Barbareschi et al. A memory protection strategy for resource constrained devices in safety critical applications
Schreiner et al. A Functional Test Framework to Observe MPSoC Power Management Techniques in Virtual Platforms
Borghorst et al. Towards versatile models for contemporary hardware platforms

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties