ATE53262T1 - System zur gleichzeitigen uebertragung von datenbloecken oder vektoren zwischen einem speicher und einem oder mehreren datenverarbeitungseinheiten. - Google Patents

System zur gleichzeitigen uebertragung von datenbloecken oder vektoren zwischen einem speicher und einem oder mehreren datenverarbeitungseinheiten.

Info

Publication number
ATE53262T1
ATE53262T1 AT85402242T AT85402242T ATE53262T1 AT E53262 T1 ATE53262 T1 AT E53262T1 AT 85402242 T AT85402242 T AT 85402242T AT 85402242 T AT85402242 T AT 85402242T AT E53262 T1 ATE53262 T1 AT E53262T1
Authority
AT
Austria
Prior art keywords
data
memory
logic
processing units
vectors
Prior art date
Application number
AT85402242T
Other languages
English (en)
Inventor
Claude Michel
Rabet Noureddine M
Original Assignee
Thomson Csf
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Csf filed Critical Thomson Csf
Application granted granted Critical
Publication of ATE53262T1 publication Critical patent/ATE53262T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1663—Access to shared memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0207—Addressing or allocation; Relocation with multidimensional access, e.g. row/column, matrix

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Complex Calculations (AREA)
  • Communication Control (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
AT85402242T 1984-11-23 1985-11-19 System zur gleichzeitigen uebertragung von datenbloecken oder vektoren zwischen einem speicher und einem oder mehreren datenverarbeitungseinheiten. ATE53262T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR8417932A FR2573888B1 (fr) 1984-11-23 1984-11-23 Systeme pour la transmission simultanee de blocs de donnees ou de vecteurs entre une memoire et une ou plusieurs unites de traitement de donnees
EP85402242A EP0184494B1 (de) 1984-11-23 1985-11-19 System zur gleichzeitigen Übertragung von Datenblöcken oder Vektoren zwischen einem Speicher und einem oder mehreren Datenverarbeitungseinheiten

Publications (1)

Publication Number Publication Date
ATE53262T1 true ATE53262T1 (de) 1990-06-15

Family

ID=9309907

Family Applications (1)

Application Number Title Priority Date Filing Date
AT85402242T ATE53262T1 (de) 1984-11-23 1985-11-19 System zur gleichzeitigen uebertragung von datenbloecken oder vektoren zwischen einem speicher und einem oder mehreren datenverarbeitungseinheiten.

Country Status (6)

Country Link
US (1) US4731724A (de)
EP (1) EP0184494B1 (de)
JP (1) JPS6217860A (de)
AT (1) ATE53262T1 (de)
DE (1) DE3578015D1 (de)
FR (1) FR2573888B1 (de)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5293489A (en) * 1985-01-24 1994-03-08 Nec Corporation Circuit arrangement capable of centralizing control of a switching network
JPS62120574A (ja) * 1985-11-20 1987-06-01 Fujitsu Ltd ベクトル処理装置
EP0261751A3 (de) * 1986-09-25 1990-07-18 Tektronix, Inc. Simultanes Speicherzugriffssystem
FR2606186B1 (fr) * 1986-10-31 1991-11-29 Thomson Csf Processeur de calcul comportant une pluralite d'etages relies en serie, calculateur et procede de calcul mettant en oeuvre ledit procede
JPS63225837A (ja) * 1987-03-13 1988-09-20 Fujitsu Ltd 距離付きベクトルアクセス方式
US5129092A (en) * 1987-06-01 1992-07-07 Applied Intelligent Systems,Inc. Linear chain of parallel processors and method of using same
US4993030A (en) * 1988-04-22 1991-02-12 Amdahl Corporation File system for a plurality of storage classes
US5056000A (en) * 1988-06-21 1991-10-08 International Parallel Machines, Inc. Synchronized parallel processing with shared memory
US4918600A (en) * 1988-08-01 1990-04-17 Board Of Regents, University Of Texas System Dynamic address mapping for conflict-free vector access
US5020023A (en) * 1989-02-23 1991-05-28 International Business Machines Corporation Automatic vernier synchronization of skewed data streams
US5060145A (en) * 1989-09-06 1991-10-22 Unisys Corporation Memory access system for pipelined data paths to and from storage
US5123011A (en) * 1989-09-27 1992-06-16 General Electric Company Modular multistage switch for a parallel computing system
EP0429733B1 (de) * 1989-11-17 1999-04-28 Texas Instruments Incorporated Multiprozessor mit Koordinatenschalter zwischen Prozessoren und Speichern
US5226125A (en) * 1989-11-17 1993-07-06 Keith Balmer Switch matrix having integrated crosspoint logic and method of operation
FR2683918B1 (fr) * 1991-11-19 1994-09-09 Thomson Csf Materiau constitutif d'une lunette de visee et arme utilisant cette lunette.
US5557734A (en) * 1994-06-17 1996-09-17 Applied Intelligent Systems, Inc. Cache burst architecture for parallel processing, such as for image processing
FR2735872B1 (fr) * 1995-06-23 1997-08-08 Thomson Csf Systeme de navigation permettant la coordination en temps reel du deplacement de mobiles evoluant sans etre a vue directe
US6643765B1 (en) 1995-08-16 2003-11-04 Microunity Systems Engineering, Inc. Programmable processor with group floating point operations
US5727197A (en) * 1995-11-01 1998-03-10 Filetek, Inc. Method and apparatus for segmenting a database
GB2402761B (en) * 2003-06-12 2006-02-22 Advanced Risc Mach Ltd Improvements in flexibility of a bus interconnect block for a data processing apparatus
US20060156316A1 (en) * 2004-12-18 2006-07-13 Gray Area Technologies System and method for application specific array processing
EP2030166A1 (de) * 2006-05-24 2009-03-04 Nxp B.V. Integrierte schaltungsanordnung zum ausführen einer auf blöcken und zeilen basierenden verarbeitung von bilddaten
CN112486872B (zh) * 2020-11-27 2024-07-19 维沃移动通信有限公司 数据处理方法及装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5148937A (en) * 1974-10-25 1976-04-27 Fujitsu Ltd Kiokusochi niokeru junjoseigyohoshiki
US4204251A (en) * 1977-12-28 1980-05-20 Finn Brudevold Interconnection unit for multiple data processing systems
US4484262A (en) * 1979-01-09 1984-11-20 Sullivan Herbert W Shared memory computer method and apparatus
US4621339A (en) * 1983-06-13 1986-11-04 Duke University SIMD machine using cube connected cycles network architecture for vector processing

Also Published As

Publication number Publication date
DE3578015D1 (de) 1990-07-05
US4731724A (en) 1988-03-15
FR2573888B1 (fr) 1987-01-16
EP0184494B1 (de) 1990-05-30
FR2573888A1 (fr) 1986-05-30
EP0184494A1 (de) 1986-06-11
JPS6217860A (ja) 1987-01-26

Similar Documents

Publication Publication Date Title
ATE53262T1 (de) System zur gleichzeitigen uebertragung von datenbloecken oder vektoren zwischen einem speicher und einem oder mehreren datenverarbeitungseinheiten.
DE69317481D1 (de) Ein-/Ausgabesteuerungssystem und Verfahren
ATE182700T1 (de) Mehrfachport-verteilte speicherschnittstelle und zugehöriges verfahren
JPS54129942A (en) Direct transfer system between sub-systems
EP0095363A3 (de) Direktes Speicherzugriffs-Datenübertragungssystem zur Verwendung mit verschiedenen Prozessoren
KR850003650A (ko) 텔레텍스트류 신호 디코더
IT7829453A0 (it) Apparato per gestione di richieste di trasferimento dati in sistemi di elaborazione dati.
CA2051222A1 (en) Consistent packet switched memory bus for shared memory multiprocessors
SE8405456D0 (sv) Mycket snabbt minnes- och minnesforvaltningssystem
ES8602272A1 (es) Una instalacion de tratamiento de datos que incluye una pluralidad de dispositivos multiprocesadores.
ES2093639T3 (es) Procedimiento de explotacion de la memoria en un sistema informatico del tipo de direccionamiento virtual y dispositivo para la realizacion de dicho procedimiento.
DE69327504D1 (de) Datenprozessor mit Operationseinheiten, die gemeinsam Gruppen von Registerspeichern benutzen
CA2037491A1 (en) System bus control system in a multi-processor system
EP0220535A3 (de) Lese-Schreib-Speicheranordnung
GB1249209A (en) Machine for transferring data between memories
GB2132798A (en) Multiprocessor-memory data transfer network
CA2024108A1 (en) Interruption processing system in time division multiplex transmission system
DE3376696D1 (en) Circuit arrangement for disc memory addressing in a data processing system, particularly a telegraphy and data switching system
ATE8444T1 (de) Verfahren und schaltungsanordnung zum uebertragen von binaeren signalen zwischen anschlussgeraeten.
DE3773741D1 (de) Einschaltungsvorrichtung zum unabhaengigen verbinden von zusatzspeichern mit einem datenverarbeitungssystem.
RU97114997A (ru) Многопроцессорная система обработки данных
EP0187994A3 (de) Mehrrechner mit topologisch verteiltem Speicher und elektronisches Rechenverfahren mittels dieses Mehrrechners
EP0361683A3 (de) Verfahren zur Datenübertragung zwischen Speichern
KR880006858A (ko) 데이타 교환장치
HK5790A (en) Procedure and apparatus for conveying external input and output data to a processor system

Legal Events

Date Code Title Description
UEP Publication of translation of european patent specification
REN Ceased due to non-payment of the annual fee