ATE535019T1 - Verfahren zur herstellung einer waferanordnung mit mittels pn-übergang isolierten vias - Google Patents

Verfahren zur herstellung einer waferanordnung mit mittels pn-übergang isolierten vias

Info

Publication number
ATE535019T1
ATE535019T1 AT06736371T AT06736371T ATE535019T1 AT E535019 T1 ATE535019 T1 AT E535019T1 AT 06736371 T AT06736371 T AT 06736371T AT 06736371 T AT06736371 T AT 06736371T AT E535019 T1 ATE535019 T1 AT E535019T1
Authority
AT
Austria
Prior art keywords
junction
silicon substrate
isolated
vias
producing
Prior art date
Application number
AT06736371T
Other languages
English (en)
Inventor
Leslie Wilner
Original Assignee
Meggitt San Juan Capistrano Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Meggitt San Juan Capistrano Inc filed Critical Meggitt San Juan Capistrano Inc
Application granted granted Critical
Publication of ATE535019T1 publication Critical patent/ATE535019T1/de

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W76/00—Containers; Fillings or auxiliary members therefor; Seals
    • H10W76/10—Containers or parts thereof
    • H10W76/12—Containers or parts thereof characterised by their shape
    • H10W76/13—Containers comprising a conductive base serving as an interconnection
    • H10W76/132—Containers comprising a conductive base serving as an interconnection having other interconnections through an insulated passage in the conductive base
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
    • H10W20/023—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
    • H10W20/023—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias
    • H10W20/0245—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias comprising use of blind vias during the manufacture
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/20—Interconnections within wafers or substrates, e.g. through-silicon vias [TSV]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/0198—Manufacture or treatment batch processes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/20—Configurations of stacked chips
    • H10W90/297—Configurations of stacked chips characterised by the through-semiconductor vias [TSVs] in the stacked chips

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Weting (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Bipolar Transistors (AREA)
AT06736371T 2005-03-02 2006-02-27 Verfahren zur herstellung einer waferanordnung mit mittels pn-übergang isolierten vias ATE535019T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/070,830 US7276794B2 (en) 2005-03-02 2005-03-02 Junction-isolated vias
PCT/US2006/007032 WO2006093938A2 (en) 2005-03-02 2006-02-27 Junction-isolated vias

Publications (1)

Publication Number Publication Date
ATE535019T1 true ATE535019T1 (de) 2011-12-15

Family

ID=36941726

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06736371T ATE535019T1 (de) 2005-03-02 2006-02-27 Verfahren zur herstellung einer waferanordnung mit mittels pn-übergang isolierten vias

Country Status (8)

Country Link
US (1) US7276794B2 (de)
EP (2) EP2426710A3 (de)
JP (1) JP2008532319A (de)
KR (1) KR20080003795A (de)
CN (1) CN101171674B (de)
AT (1) ATE535019T1 (de)
TW (1) TW200710995A (de)
WO (1) WO2006093938A2 (de)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ATE536867T1 (de) 2006-03-16 2011-12-15 Tris Pharma Inc Modifizierte freisetzungsformulierungen mit arznei-ion-austausch-harzkomplexen
US20080086603A1 (en) * 2006-10-05 2008-04-10 Vesa Lahtinen Memory management method and system
US7477535B2 (en) * 2006-10-05 2009-01-13 Nokia Corporation 3D chip arrangement including memory manager
US20090000377A1 (en) * 2007-06-29 2009-01-01 Shipps J Clay Brain impact measurement system
US8421148B2 (en) 2007-09-14 2013-04-16 Cree, Inc. Grid-UMOSFET with electric field shielding of gate oxide
US8084813B2 (en) * 2007-12-03 2011-12-27 Cree, Inc. Short gate high power MOSFET and method of manufacture
WO2009120900A2 (en) * 2008-03-26 2009-10-01 Endevco Corporation Interconnection system on a plane adjacent to a solid-state device structure
US20120126351A1 (en) * 2008-03-26 2012-05-24 Leslie Bruce Wilner Interconnection system on a plane adjacent to a solid-state device structure
JP5308145B2 (ja) 2008-12-19 2013-10-09 ルネサスエレクトロニクス株式会社 半導体装置
US8343806B2 (en) * 2009-03-05 2013-01-01 Raytheon Company Hermetic packaging of integrated circuit components
CA2789672A1 (en) * 2010-02-12 2011-08-18 Eigenlight Corporation Hermetic package with leaded feedthroughs for in-line fiber optic devices and method of making
US8318580B2 (en) * 2010-04-29 2012-11-27 Omnivision Technologies, Inc. Isolating wire bonding in integrated electrical components
US8748946B2 (en) 2010-04-29 2014-06-10 Omnivision Technologies, Inc. Isolated wire bond in integrated electrical components
US9673081B2 (en) * 2012-05-25 2017-06-06 Newport Fab, Llc Isolated through silicon via and isolated deep silicon via having total or partial isolation
DE102013222733A1 (de) * 2013-11-08 2015-05-13 Robert Bosch Gmbh Mikromechanische Sensorvorrichtung
US11590228B1 (en) 2015-09-08 2023-02-28 Tris Pharma, Inc Extended release amphetamine compositions
CN107195591A (zh) * 2017-06-21 2017-09-22 杭州致善微电子科技有限公司 一种隔离介质板及其工艺方法
US12458592B1 (en) 2017-09-24 2025-11-04 Tris Pharma, Inc. Extended release amphetamine tablets
US11590081B1 (en) 2017-09-24 2023-02-28 Tris Pharma, Inc Extended release amphetamine tablets
US11342469B2 (en) * 2018-07-09 2022-05-24 Macom Technology Solutions Holdings, Inc. Vertical etch heterolithic integrated circuit devices
KR102442256B1 (ko) * 2020-11-05 2022-09-08 성균관대학교산학협력단 보이드가 없는 실리콘 관통전극의 제조방법
JP2023137581A (ja) * 2022-03-18 2023-09-29 キオクシア株式会社 半導体装置、半導体装置の製造方法
JP2026030901A (ja) 2024-08-09 2026-02-24 富士通株式会社 量子デバイスの製造方法及び量子デバイス

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3343256A (en) * 1964-12-28 1967-09-26 Ibm Methods of making thru-connections in semiconductor wafers
US3577037A (en) * 1968-07-05 1971-05-04 Ibm Diffused electrical connector apparatus and method of making same
JPS5267271A (en) * 1975-12-01 1977-06-03 Fujitsu Ltd Formation of through-hole onto semiconductor substrate
US4257057A (en) * 1979-05-07 1981-03-17 Rockwell International Corporation Self-multiplexed monolithic intrinsic infrared detector
US5034091A (en) * 1990-04-27 1991-07-23 Hughes Aircraft Company Method of forming an electrical via structure
US5318666A (en) * 1993-04-19 1994-06-07 Texas Instruments Incorporated Method for via formation and type conversion in group II and group VI materials
US5386142A (en) * 1993-05-07 1995-01-31 Kulite Semiconductor Products, Inc. Semiconductor structures having environmentally isolated elements and method for making the same
US5468652A (en) * 1993-07-14 1995-11-21 Sandia Corporation Method of making a back contacted solar cell
US5973396A (en) * 1996-02-16 1999-10-26 Micron Technology, Inc. Surface mount IC using silicon vias in an area array format or same size as die array
US5996221A (en) * 1996-12-12 1999-12-07 Lucent Technologies Inc. Method for thermocompression bonding structures
US5904566A (en) * 1997-06-09 1999-05-18 Taiwan Semiconductor Manufacturing Company, Ltd. Reactive ion etch method for forming vias through nitrogenated silicon oxide layers
US6228675B1 (en) * 1999-07-23 2001-05-08 Agilent Technologies, Inc. Microcap wafer-level package with vias
US6770558B2 (en) * 2002-02-25 2004-08-03 International Business Machines Corporation Selective filling of electrically conductive vias for three dimensional device structures
EP2560199B1 (de) * 2002-04-05 2016-08-03 STMicroelectronics S.r.l. Verfahren zum Herstellen einer durchisolierten Verbindung in einem Körper aus einem Halbleitermaterial
US6933237B2 (en) * 2002-06-21 2005-08-23 Hewlett-Packard Development Company, L.P. Substrate etch method and device
US6800930B2 (en) * 2002-07-31 2004-10-05 Micron Technology, Inc. Semiconductor dice having back side redistribution layer accessed using through-silicon vias, and assemblies
SG111972A1 (en) * 2002-10-17 2005-06-29 Agency Science Tech & Res Wafer-level package for micro-electro-mechanical systems
US7880305B2 (en) * 2002-11-07 2011-02-01 International Business Machines Corporation Technology for fabrication of packaging interface substrate wafers with fully metallized vias through the substrate wafer
US6836020B2 (en) * 2003-01-22 2004-12-28 The Board Of Trustees Of The Leland Stanford Junior University Electrical through wafer interconnects
US20040166662A1 (en) * 2003-02-21 2004-08-26 Aptos Corporation MEMS wafer level chip scale package
US7170001B2 (en) * 2003-06-26 2007-01-30 Advent Solar, Inc. Fabrication of back-contacted silicon solar cells using thermomigration to create conductive vias

Also Published As

Publication number Publication date
US20060199365A1 (en) 2006-09-07
KR20080003795A (ko) 2008-01-08
EP1856727A4 (de) 2010-11-17
EP2426710A3 (de) 2012-06-06
CN101171674A (zh) 2008-04-30
EP1856727B1 (de) 2011-11-23
CN101171674B (zh) 2012-12-26
WO2006093938A3 (en) 2007-11-08
TW200710995A (en) 2007-03-16
JP2008532319A (ja) 2008-08-14
US7276794B2 (en) 2007-10-02
WO2006093938A2 (en) 2006-09-08
EP2426710A2 (de) 2012-03-07
EP1856727A2 (de) 2007-11-21

Similar Documents

Publication Publication Date Title
ATE535019T1 (de) Verfahren zur herstellung einer waferanordnung mit mittels pn-übergang isolierten vias
ATE250806T1 (de) Verfahren zur vertikalen integration von elektrischen bauelementen mittels rückseitenkontaktierung
DE502008000072D1 (de) Schaltungsanordnung mit Verbindungseinrichtung sowie Herstellungsverfahren hierzu
SG157351A1 (en) Hybrid conductive vias including small dimension active surface ends and larger dimension back side ends, semiconductor devices including the same, and associated methods
TWI260056B (en) Module structure having an embedded chip
WO2015095836A3 (en) Scalable fabrication techniques and circuit packaging devices
EP2259307A3 (de) Elektronische Vorrichtung, leitfähige Zusammensetzung, Metallfüllvorrichtung und Herstellungsverfahren für elektronische Vorrichtung
ATE519230T1 (de) Verfahren zur herstellung von elektrisch verbundenen optoelektrischen halbleitervorrichtungen
EP2876680A3 (de) Elektronische Vorrichtung mit randomisierter Verbindungsschicht
ATE511703T1 (de) Herstellungsverfahren für durchkontakte
TW200629490A (en) Semiconductor device, method of manufacturing the same, capacitor structure, and method of manufacturing the same
GB2462845B (en) Organic electronic devices and methods of making the same using solution processing techniques
EP2423948A3 (de) Seitliche Verbindung für einen Dünnfilmwiderstand ohne Kontaktlöcher und Herstellungsverfahren dafür
SE0004095L (sv) Induktorstruktur hos integrerad krets samt icke-förstörande mätning av etsningsdjup
EP1978472A3 (de) Halbleiterbauelement und Verfahren zu seiner Herstellung
TW200943415A (en) Semiconductor device
SG162682A1 (en) Manufacturing method for semiconductor devices
ATE423182T1 (de) Anisotrop elektroleitfaehiger klebefilm, verfahren zu seiner herstellung und halbleitervorrichtungen
WO2009020240A3 (en) Semiconductor device and method for manufacturing the same
EP2517238A4 (de) Verfahren zur montage einer integrierten schaltung
TW200631059A (en) Semiconducor device and manufacturing method thereof
GB2475453A (en) A semiconductor device comprising a carbon based material for through hole vias
GB2466163A (en) Semiconductor structure comprising an electrically conductive feature and method of forming a semiconductor structure
TW200520057A (en) Substrate having microstrip line structure, semiconductor device having microstrip line structure, and manufacturing method of substrate having microstrip line structure
EP1367645A3 (de) Halbleiteranordnung und ihre Herstellung