ATE542168T1 - Verfahren zur ausrichtung einer fotolithographischen maske auf eine kristallebene - Google Patents
Verfahren zur ausrichtung einer fotolithographischen maske auf eine kristallebeneInfo
- Publication number
- ATE542168T1 ATE542168T1 AT01999861T AT01999861T ATE542168T1 AT E542168 T1 ATE542168 T1 AT E542168T1 AT 01999861 T AT01999861 T AT 01999861T AT 01999861 T AT01999861 T AT 01999861T AT E542168 T1 ATE542168 T1 AT E542168T1
- Authority
- AT
- Austria
- Prior art keywords
- crystal plane
- mask
- wafer surface
- specific crystal
- alignment structure
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
- G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
- G03F9/7003—Alignment type or strategy, e.g. leveling, global alignment
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
- G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
- G03F9/7073—Alignment marks and their environment
- G03F9/7076—Mark details, e.g. phase grating mark, temporary mark
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W46/00—Marks applied to devices, e.g. for alignment or identification
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W46/00—Marks applied to devices, e.g. for alignment or identification
- H10W46/501—Marks applied to devices, e.g. for alignment or identification for use before dicing
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB0029929A GB2369928A (en) | 2000-12-08 | 2000-12-08 | A method of aligning a mask to a specific crystal plane in a wafer |
| PCT/CA2001/001723 WO2002046843A1 (en) | 2000-12-08 | 2001-12-03 | Method of aligning a photolithographic mask to a crystal plane |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE542168T1 true ATE542168T1 (de) | 2012-02-15 |
Family
ID=9904677
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT01999861T ATE542168T1 (de) | 2000-12-08 | 2001-12-03 | Verfahren zur ausrichtung einer fotolithographischen maske auf eine kristallebene |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US6686214B2 (de) |
| EP (1) | EP1340126B1 (de) |
| JP (1) | JP2004515082A (de) |
| AT (1) | ATE542168T1 (de) |
| GB (1) | GB2369928A (de) |
| WO (1) | WO2002046843A1 (de) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7253077B2 (en) * | 2003-12-01 | 2007-08-07 | Asml Netherlands B.V. | Substrate, method of preparing a substrate, method of measurement, lithographic apparatus, device manufacturing method and device manufactured thereby, and machine-readable storage medium |
| US7625776B2 (en) * | 2006-06-02 | 2009-12-01 | Micron Technology, Inc. | Methods of fabricating intermediate semiconductor structures by selectively etching pockets of implanted silicon |
| US7709341B2 (en) * | 2006-06-02 | 2010-05-04 | Micron Technology, Inc. | Methods of shaping vertical single crystal silicon walls and resulting structures |
| US7628932B2 (en) | 2006-06-02 | 2009-12-08 | Micron Technology, Inc. | Wet etch suitable for creating square cuts in si |
| CN103713477B (zh) * | 2012-09-28 | 2015-11-25 | 无锡华润上华半导体有限公司 | 双面光刻机的对位结构及对位方法 |
| CN113219797B (zh) * | 2021-03-25 | 2023-11-17 | 北海惠科半导体科技有限公司 | 晶圆半导体产品及其制作方法 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4309813A (en) | 1979-12-26 | 1982-01-12 | Harris Corporation | Mask alignment scheme for laterally and totally dielectrically isolated integrated circuits |
| US4470875A (en) * | 1983-11-09 | 1984-09-11 | At&T Bell Laboratories | Fabrication of silicon devices requiring anisotropic etching |
| US4893163A (en) | 1988-03-28 | 1990-01-09 | International Business Machines Corporation | Alignment mark system for electron beam/optical mixed lithography |
| JPH02230751A (ja) * | 1989-03-03 | 1990-09-13 | Hitachi Ltd | 結晶方位の同定方法及び本方法を用いて作成した機構デバイス |
| JPH09146259A (ja) | 1995-08-29 | 1997-06-06 | Ricoh Opt Ind Co Ltd | グラデーションマスクとその製造方法およびグラデーションマスクを用いた特殊表面形状の創成方法 |
| DE19609399C2 (de) * | 1996-03-01 | 2002-05-29 | Infineon Technologies Ag | Verfahren zum Bestimmen der Kristallorientierung in einem Wafer |
| US6066513A (en) * | 1998-10-02 | 2000-05-23 | International Business Machines Corporation | Process for precise multichip integration and product thereof |
-
2000
- 2000-12-08 GB GB0029929A patent/GB2369928A/en not_active Withdrawn
-
2001
- 2001-03-07 US US09/799,494 patent/US6686214B2/en not_active Expired - Lifetime
- 2001-12-03 JP JP2002548513A patent/JP2004515082A/ja active Pending
- 2001-12-03 AT AT01999861T patent/ATE542168T1/de active
- 2001-12-03 EP EP01999861A patent/EP1340126B1/de not_active Expired - Lifetime
- 2001-12-03 WO PCT/CA2001/001723 patent/WO2002046843A1/en not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| EP1340126A1 (de) | 2003-09-03 |
| EP1340126B1 (de) | 2012-01-18 |
| US20020072193A1 (en) | 2002-06-13 |
| GB2369928A (en) | 2002-06-12 |
| WO2002046843A1 (en) | 2002-06-13 |
| JP2004515082A (ja) | 2004-05-20 |
| GB0029929D0 (en) | 2001-01-24 |
| US6686214B2 (en) | 2004-02-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1241525A3 (de) | Naheffektkorrektur mittels nicht aufgelöster Hilfsstrukturen in Form von Leiterstäben | |
| DE60328879D1 (de) | Vorrichtung und verfahren zum übertragen eines musters auf ein substrat | |
| DE3683763D1 (de) | Verfahren zur herstellung identisch angeordneter ausrichtmarkierungen auf gegenueberliegenden seiten einer halbleiterscheibe. | |
| EP1445654A3 (de) | Doppelschicht-Strukturierung und Strukturisierungsätzungstechnik | |
| WO2005050317A3 (en) | Polarized reticle, photolithography system, and method of forming a pattern using a polarized reticle in conjunction with polarized light | |
| EP0389209A3 (de) | Musterherstellungsverfahren | |
| GB0029929D0 (en) | Method of aligning a photolithographic mask to a crystal plane | |
| JPS5780724A (en) | Positioning device | |
| TW200619856A (en) | Printing plate and method for fabricating the same | |
| DE60326861D1 (de) | Lithographisches verfahren zur verdrahtung einer seitenoberfläche eines substrats | |
| TW200634351A (en) | Manufacturing method of color filter | |
| JPH0276214A (ja) | ホトリソグラフィー工程におけるガラスマスク | |
| CN102034685B (zh) | 外延后光刻对准零层标记的方法 | |
| CN104849970A (zh) | 用于背面光刻工艺的对准标记及其对准方法 | |
| ATE286623T1 (de) | Verfahren zur doppelseitigen strukturierung von supraleitenden hochtemperatur-schaltungen | |
| JPS5651827A (en) | Preparation of semiconductor device | |
| WO2000028385A3 (de) | Verfahren und vorrichtung zum ausrichten zweier fotomasken zueinander und gegebenenfalls eines unbelichteten leiterplatten-rohlings und zum anschliessenden simultanen belichten bei der herstellung von doppelseitigen leiterplatten | |
| WO2009006175A3 (en) | Test structure, test structure formation and mask reuse in semiconductor processing | |
| JPS56169329A (en) | Manufacture of integrated circuit | |
| JPS63227097A (ja) | 厚膜スル−ホ−ルランドの形成方法 | |
| JPS5965431A (ja) | 半導体基板 | |
| JP2587232Y2 (ja) | 位置合せピン | |
| KR950006446Y1 (ko) | 반도체 웨이퍼의 자동 정렬키 구조 | |
| KR100605786B1 (ko) | 반도체소자의 노광방법 | |
| CN116606076A (zh) | 一种制造玻璃双面3d立体结构的方法 |