ATE556372T1 - Übersetzung einer reihe von computeranweisungen - Google Patents

Übersetzung einer reihe von computeranweisungen

Info

Publication number
ATE556372T1
ATE556372T1 AT04708418T AT04708418T ATE556372T1 AT E556372 T1 ATE556372 T1 AT E556372T1 AT 04708418 T AT04708418 T AT 04708418T AT 04708418 T AT04708418 T AT 04708418T AT E556372 T1 ATE556372 T1 AT E556372T1
Authority
AT
Austria
Prior art keywords
instructions
series
sections
original
original instructions
Prior art date
Application number
AT04708418T
Other languages
English (en)
Inventor
Menno Lindwer
Geraud Plagne
Evert-Jan Pol
Hugues Dailliez
Original Assignee
Koninkl Philips Electronics Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv filed Critical Koninkl Philips Electronics Nv
Application granted granted Critical
Publication of ATE556372T1 publication Critical patent/ATE556372T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/3017—Runtime instruction translation, e.g. macros
    • G06F9/30174—Runtime instruction translation, e.g. macros for non-native instruction set, e.g. Javabyte, legacy code
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/3017—Runtime instruction translation, e.g. macros
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/3826—Bypassing or forwarding of data results, e.g. locally between pipeline stages or within a pipeline stage
    • G06F9/3828—Bypassing or forwarding of data results, e.g. locally between pipeline stages or within a pipeline stage with global bypass, e.g. between pipelines, between clusters
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3853—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution of compound instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Devices For Executing Special Programs (AREA)
AT04708418T 2003-02-20 2004-02-05 Übersetzung einer reihe von computeranweisungen ATE556372T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP03290421 2003-02-20
PCT/IB2004/050078 WO2004073376A2 (en) 2003-02-20 2004-02-05 Translation of a series of computer instructions

Publications (1)

Publication Number Publication Date
ATE556372T1 true ATE556372T1 (de) 2012-05-15

Family

ID=32892994

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04708418T ATE556372T1 (de) 2003-02-20 2004-02-05 Übersetzung einer reihe von computeranweisungen

Country Status (6)

Country Link
US (1) US8146063B2 (de)
EP (1) EP1597673B1 (de)
JP (1) JP2006520034A (de)
CN (1) CN100395709C (de)
AT (1) ATE556372T1 (de)
WO (1) WO2004073376A2 (de)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8108843B2 (en) * 2002-09-17 2012-01-31 International Business Machines Corporation Hybrid mechanism for more efficient emulation and method therefor
US7953588B2 (en) * 2002-09-17 2011-05-31 International Business Machines Corporation Method and system for efficient emulation of multiprocessor address translation on a multiprocessor host
US9043194B2 (en) * 2002-09-17 2015-05-26 International Business Machines Corporation Method and system for efficient emulation of multiprocessor memory consistency
JP2009528611A (ja) * 2006-03-02 2009-08-06 エヌエックスピー ビー ヴィ 条件分岐中における最適化されたコンパイル法
US20110067015A1 (en) * 2008-02-15 2011-03-17 Masamichi Takagi Program parallelization apparatus, program parallelization method, and program parallelization program
US20110320766A1 (en) * 2010-06-29 2011-12-29 Youfeng Wu Apparatus, method, and system for improving power, performance efficiency by coupling a first core type with a second core type
KR101703328B1 (ko) * 2010-11-23 2017-02-07 삼성전자 주식회사 이종 멀티 프로세서 환경에서의 데이터 처리 최적화 장치 및 방법
EP3106982B1 (de) * 2015-06-18 2021-03-10 ARM Limited Bestimmung von zweigkonvergenz in einer sequenz von programmbefehlen

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4638427A (en) 1984-04-16 1987-01-20 International Business Machines Corporation Performance evaluation for an asymmetric multiprocessor system
JP3039953B2 (ja) * 1989-04-28 2000-05-08 株式会社日立製作所 並列化装置
US5588118A (en) * 1991-08-21 1996-12-24 Zilog, Inc. Single chip dual processor
US5418953A (en) 1993-04-12 1995-05-23 Loral/Rohm Mil-Spec Corp. Method for automated deployment of a software program onto a multi-processor architecture
US6513057B1 (en) 1996-10-28 2003-01-28 Unisys Corporation Heterogeneous symmetric multi-processing system
US5875336A (en) * 1997-03-31 1999-02-23 International Business Machines Corporation Method and system for translating a non-native bytecode to a set of codes native to a processor within a computer system
US6332215B1 (en) * 1998-12-08 2001-12-18 Nazomi Communications, Inc. Java virtual machine hardware for RISC and CISC processors
US7065750B2 (en) * 1999-02-17 2006-06-20 Elbrus International Method and apparatus for preserving precise exceptions in binary translated code
US6507947B1 (en) * 1999-08-20 2003-01-14 Hewlett-Packard Company Programmatic synthesis of processor element arrays
GB9920676D0 (en) * 1999-09-01 1999-11-03 Tao Group Ltd Translating and executing object-oriented computer programs
US7418580B1 (en) * 1999-12-02 2008-08-26 International Business Machines Corporation Dynamic object-level code transaction for improved performance of a computer
EP1290555A2 (de) * 2000-03-20 2003-03-12 Koninklijke Philips Electronics N.V. Verfahren zur ausführung eines rechnerprogramms mit einem interpretator, rechnersystem und rechnerprogrammprodukt
US6615340B1 (en) * 2000-03-22 2003-09-02 Wilmot, Ii Richard Byron Extended operand management indicator structure and method
US20020069402A1 (en) * 2000-10-05 2002-06-06 Nevill Edward Colles Scheduling control within a system having mixed hardware and software based instruction execution
US7158571B2 (en) * 2000-12-11 2007-01-02 Sony Corporation System and method for balancing video encoding tasks between multiple processors
US6691306B1 (en) * 2000-12-22 2004-02-10 Lsi Logic Corporation Use of limited program space of general purpose processor for unlimited sequence of translated instructions
GB2376099B (en) * 2001-05-31 2005-11-16 Advanced Risc Mach Ltd Program instruction interpretation
US7181732B2 (en) * 2001-11-14 2007-02-20 Sun Microsystems, Inc. Method and apparatus for facilitating lazy type tagging for compiled activations
US7024538B2 (en) * 2001-12-21 2006-04-04 Hewlett-Packard Development Company, L.P. Processor multiple function units executing cycle specifying variable length instruction block and using common target block address updated pointers
US7103881B2 (en) * 2002-12-10 2006-09-05 Intel Corporation Virtual machine to provide compiled code to processing elements embodied on a processor device
US7536682B2 (en) * 2003-04-22 2009-05-19 International Business Machines Corporation Method and apparatus for performing interpreter optimizations during program code conversion
US20060150171A1 (en) * 2004-12-28 2006-07-06 Ceva D.S.P. Ltd. Control words for instruction packets of processors and methods thereof

Also Published As

Publication number Publication date
CN1751292A (zh) 2006-03-22
JP2006520034A (ja) 2006-08-31
EP1597673B1 (de) 2012-05-02
WO2004073376A3 (en) 2005-07-28
CN100395709C (zh) 2008-06-18
US8146063B2 (en) 2012-03-27
WO2004073376A2 (en) 2004-09-02
EP1597673A2 (de) 2005-11-23
US20060179423A1 (en) 2006-08-10

Similar Documents

Publication Publication Date Title
US7398521B2 (en) Methods and apparatuses for thread management of multi-threading
Goulding-Hotta et al. The greendroid mobile application processor: An architecture for silicon's dark future
Grandpierre et al. Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors
Nollet et al. Designing an operating system for a heterogeneous reconfigurable SoC
CN1294486C (zh) 多重处理环境中透明动态优化的方法和系统
WO2007112406A3 (en) Programming a multi-processor system
JPH1115674A5 (de)
DE69230057D1 (de) Risc mikroprozessorarchitektur mit mehrere registersätze von unterschiedlichen typen
DE60044752D1 (de) Verzweigungsbefehl für einen mehrfachverarbeitungsprozessor
CN102087609B (zh) 多处理器平台下的动态二进制翻译方法
DK2290539T3 (da) Identifikation af den virtuelle topologi af en computerkonfiguration
BRPI0506384A (pt) aparelho de processamento de informação, e, método de controle de processo e programa de computador para processar dados
WO2012099625A1 (en) Architecture optimizer
KR940018757A (ko) 슈퍼스칼라 프로페서 시스템에서 중간 기억 버퍼의 할당을 인덱스하기 위한 방법 및 시스템
EP1365321A3 (de) Mehrprozessorsystem
ATE556372T1 (de) Übersetzung einer reihe von computeranweisungen
SE0200383D0 (sv) A method and a system for a data processor
DE502005000908D1 (de) Mechanismus zum dynamischen Registrieren von Dateien in einer stapelverarbeitungsorientierten Umgebung
Popov et al. Piecewise holistic autotuning of compiler and runtime parameters
Tang et al. Automatically partitioning threads for multithreaded architectures
BRPI0512670A (pt) método de comando para comandar a execução de programa/instrução de computador, e, processador de computador
Shaw et al. Performance tuning scientific codes for dataflow execution.
JP2007334497A (ja) 情報処理装置の省電力化方法、プログラム、およびプログラム実行システム
ATE472134T1 (de) Prozessor mit mehrfachbefehlsausgabe
US11755300B1 (en) Systems and methods for array structure processing