BE769573A - Memoire tampon a comparaison d'adresses de lecture et d'ecriture, afin d'indiquer l'occupation - Google Patents

Memoire tampon a comparaison d'adresses de lecture et d'ecriture, afin d'indiquer l'occupation

Info

Publication number
BE769573A
BE769573A BE769573A BE769573A BE769573A BE 769573 A BE769573 A BE 769573A BE 769573 A BE769573 A BE 769573A BE 769573 A BE769573 A BE 769573A BE 769573 A BE769573 A BE 769573A
Authority
BE
Belgium
Prior art keywords
reading
comparison
order
buffer memory
writing addresses
Prior art date
Application number
BE769573A
Other languages
English (en)
Inventor
R A Wilson
Original Assignee
Burroughs Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Burroughs Corp filed Critical Burroughs Corp
Publication of BE769573A publication Critical patent/BE769573A/fr

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • G06F5/12Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations
    • G06F5/14Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations for overflow or underflow handling, e.g. full or empty flags

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Image Input (AREA)
  • Information Transfer Systems (AREA)
  • Computer And Data Communications (AREA)
BE769573A 1970-07-06 1971-07-06 Memoire tampon a comparaison d'adresses de lecture et d'ecriture, afin d'indiquer l'occupation BE769573A (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US5251470A 1970-07-06 1970-07-06

Publications (1)

Publication Number Publication Date
BE769573A true BE769573A (fr) 1971-11-16

Family

ID=21978107

Family Applications (1)

Application Number Title Priority Date Filing Date
BE769573A BE769573A (fr) 1970-07-06 1971-07-06 Memoire tampon a comparaison d'adresses de lecture et d'ecriture, afin d'indiquer l'occupation

Country Status (8)

Country Link
US (1) US3680055A (fr)
JP (1) JPS548266B1 (fr)
BE (1) BE769573A (fr)
CA (1) CA946981A (fr)
DE (1) DE2133661C2 (fr)
FR (1) FR2100309A5 (fr)
GB (1) GB1356287A (fr)
NL (1) NL175470C (fr)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3781817A (en) * 1972-04-20 1973-12-25 Design Elements Inc Restraint signal generator and oscillator
US3909526A (en) * 1972-04-20 1975-09-30 Mi 2 74245 76919720420013 781 Square wave oscillator for a data terminal
FR2216884A5 (fr) * 1973-02-01 1974-08-30 Etudes Realis Electronique
GB1499184A (en) * 1974-04-13 1978-01-25 Mathematik & Datenverarbeitung Circuit arrangement for monitoring the state of memory segments
US4130868A (en) * 1977-04-12 1978-12-19 International Business Machines Corporation Independently controllable multiple address registers for a data processor
US4298954A (en) * 1979-04-30 1981-11-03 International Business Machines Corporation Alternating data buffers when one buffer is empty and another buffer is variably full of data
HU180133B (en) * 1980-05-07 1983-02-28 Szamitastech Koord Equipment for displaying and storing tv picture information by means of useiof a computer access memory
US4644463A (en) * 1982-12-07 1987-02-17 Burroughs Corporation System for regulating data transfer operations
JPS6093513A (ja) * 1983-10-27 1985-05-25 Fanuc Ltd 数値制御装置におけるアプリケ−シヨンシステムのデ−タ入出力器
US4956808A (en) * 1985-01-07 1990-09-11 International Business Machines Corporation Real time data transformation and transmission overlapping device
US4881163A (en) * 1986-09-19 1989-11-14 Amdahl Corporation Computer system architecture employing cache data line move-out queue buffer
GB2200483B (en) * 1987-01-22 1991-10-16 Nat Semiconductor Corp Memory referencing in a high performance microprocessor
FR2642214B1 (fr) * 1988-12-30 1992-11-20 Cit Alcatel Systeme de detection d'ecrasement de donnees dans une memoire tampon, notamment pour un commutateur de donnees
GB2231981A (en) * 1989-04-27 1990-11-28 Stc Plc Memory read/write arrangement
KR0176537B1 (ko) * 1995-10-14 1999-05-01 김광호 가변길이복호화기의 메모리 인터페이스방법 및 회로
TW463481B (en) * 1999-04-28 2001-11-11 Fujitsu Ltd Cell search method, communication synchronization apparatus, portable terminal apparatus, and recording medium
US6408348B1 (en) 1999-08-20 2002-06-18 International Business Machines Corporation System, method, and program for managing I/O requests to a storage device
US20060004904A1 (en) * 2004-06-30 2006-01-05 Intel Corporation Method, system, and program for managing transmit throughput for a network controller

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2817072A (en) * 1954-08-02 1957-12-17 Rca Corp Serial memory system
US2907004A (en) * 1954-10-29 1959-09-29 Rca Corp Serial memory
US3059221A (en) * 1956-12-03 1962-10-16 Rca Corp Information storage and transfer system
US3012230A (en) * 1957-09-30 1961-12-05 Electronic Eng Co Computer format control buffer
US3302185A (en) * 1964-01-20 1967-01-31 Jr Andrew P Cox Flexible logic circuits for buffer memory
DE1247050B (de) * 1964-11-25 1967-08-10 Telefunken Patent Einrichtung mit einem Pufferspeicher zur Weitergabe unregelmaessig anfallender Digitaldaten in gleichmaessigen Zeitabstaenden
US3421147A (en) * 1965-05-07 1969-01-07 Bell Telephone Labor Inc Buffer arrangement
US3541531A (en) * 1967-02-07 1970-11-17 Bell Telephone Labor Inc Semiconductive memory array wherein operating power is supplied via information paths
US3540010A (en) * 1968-08-27 1970-11-10 Bell Telephone Labor Inc Diode-coupled semiconductive memory

Also Published As

Publication number Publication date
NL7109296A (fr) 1972-01-10
CA946981A (en) 1974-05-07
FR2100309A5 (fr) 1972-03-17
GB1356287A (en) 1974-06-12
DE2133661C2 (de) 1983-09-08
JPS548266B1 (fr) 1979-04-13
US3680055A (en) 1972-07-25
NL175470C (nl) 1984-11-01
DE2133661A1 (de) 1972-01-20

Similar Documents

Publication Publication Date Title
BE769573A (fr) Memoire tampon a comparaison d'adresses de lecture et d'ecriture, afin d'indiquer l'occupation
BE787291A (fr) Procede d'adressage et memoire hierarchique a memoires tampons reservees a des utilisateurs particuliers
BE784003A (fr) Memoire tampon asynchrone
DK145049C (da) Databehandlingsanlaeg med et faelles hovedlager og et antal behandlingsenheder med bufferlager
IT1073787B (it) Perfezionamento nei sistemi di memoria dinamica ad accesso casuale
MY7500227A (en) Improvements in or relating to read only memory circuits
IT961024B (it) Memoria associativa ad alta velocita
BE755666A (fr) Memoire tampon pour entree d'ordinateur
SE402495B (sv) Databehandlingssystem med dynamisk adressomvandling
BE746325A (fr) Catalyseur d'hydrocraquage et son application
IT965489B (it) Perfezionamento nelle memorie elettroniche a sola lettura ad alta densita
NL173569C (nl) Automatische lees- en schrijfinrichting.
BE769939A (fr) Circuit de decodage et circuit d'acces de memoire l'utilisant
AT332144B (de) Kombinierte karteneinschreib- und -lesemaschine fur in aufzeichnungsspalten unterteilte aufzeichnungskarten
BE765390A (fr) Systemes de lecture et d'inscription pour une memoire a tores magnetiques 2 1/2d
BE768127A (fr) Memoire pour l'emmagasinage temporaire de donnees
BE755785A (fr) Memoire capacitive
IT1029586B (it) Perfezionamento nei sistemi di selezione ed indirizzamento di memoria e d registri per elaborazione di dato
MURDOCK Information About Memory
GB1233052A (fr)
BE751653A (fr) Memoire associative (
BR7023888D0 (pt) Novos aperfeicoamentos em canetas esferograficas
AU463342B2 (en) Holographic memory with same reference beam usedfor writing and reading
BE772985A (fr) Montage pour la lecture et l'ecriture dans une memoire a semiconducteurbipolaire
DE7007831U (de) Schreib- und rechen-steckspiel

Legal Events

Date Code Title Description
RE Patent lapsed

Owner name: BURROUGHS CORP.

Effective date: 19880731