BE839579A - Procede de fabrication de regions de circuit integre definies par une isolation d'electrique encastree - Google Patents

Procede de fabrication de regions de circuit integre definies par une isolation d'electrique encastree

Info

Publication number
BE839579A
BE839579A BE165175A BE165175A BE839579A BE 839579 A BE839579 A BE 839579A BE 165175 A BE165175 A BE 165175A BE 165175 A BE165175 A BE 165175A BE 839579 A BE839579 A BE 839579A
Authority
BE
Belgium
Prior art keywords
integrated circuit
electrical insulation
regions defined
circuit regions
manufacturing integrated
Prior art date
Application number
BE165175A
Other languages
English (en)
French (fr)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of BE839579A publication Critical patent/BE839579A/xx

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/61—Formation of materials, e.g. in the shape of layers or pillars of insulating materials using masks
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
    • H10W10/012—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS]
    • H10W10/0121—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] in regions recessed from the surface, e.g. in trenches or grooves
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • H10W10/13—Isolation regions comprising dielectric materials formed using local oxidation of silicon [LOCOS], e.g. sealed interface localised oxidation [SILO] or side-wall mask isolation [SWAMI]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/036—Diffusion, nonselective
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/049—Equivalence and options
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/051—Etching
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/082—Ion implantation FETs/COMs
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/085—Isolated-integrated
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/117—Oxidation, selective
BE165175A 1975-04-16 1976-03-15 Procede de fabrication de regions de circuit integre definies par une isolation d'electrique encastree BE839579A (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/568,636 US4044454A (en) 1975-04-16 1975-04-16 Method for forming integrated circuit regions defined by recessed dielectric isolation

Publications (1)

Publication Number Publication Date
BE839579A true BE839579A (fr) 1976-07-01

Family

ID=24272102

Family Applications (1)

Application Number Title Priority Date Filing Date
BE165175A BE839579A (fr) 1975-04-16 1976-03-15 Procede de fabrication de regions de circuit integre definies par une isolation d'electrique encastree

Country Status (13)

Country Link
US (1) US4044454A (pt)
JP (1) JPS51124386A (pt)
AU (1) AU497861B2 (pt)
BE (1) BE839579A (pt)
BR (1) BR7602384A (pt)
CA (1) CA1045724A (pt)
CH (1) CH592959A5 (pt)
DE (1) DE2615438A1 (pt)
FR (1) FR2308204A1 (pt)
GB (1) GB1515639A (pt)
IT (1) IT1064171B (pt)
NL (1) NL7603747A (pt)
SE (1) SE411814B (pt)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5275989A (en) 1975-12-22 1977-06-25 Hitachi Ltd Production of semiconductor device
JPS6035818B2 (ja) * 1976-09-22 1985-08-16 日本電気株式会社 半導体装置の製造方法
FR2422257A1 (fr) * 1977-11-28 1979-11-02 Silicium Semiconducteur Ssc Procede de sillonnage et de glassiviation et nouvelle structure de sillon
US4261761A (en) * 1979-09-04 1981-04-14 Tektronix, Inc. Method of manufacturing sub-micron channel width MOS transistor
FR2476912A1 (fr) * 1980-02-22 1981-08-28 Thomson Csf Procede d'isolement des interconnexions de circuits integres, et circuit integre utilisant ce procede
US4505026A (en) * 1983-07-14 1985-03-19 Intel Corporation CMOS Process for fabricating integrated circuits, particularly dynamic memory cells
US4536947A (en) * 1983-07-14 1985-08-27 Intel Corporation CMOS process for fabricating integrated circuits, particularly dynamic memory cells with storage capacitors
US4519128A (en) * 1983-10-05 1985-05-28 International Business Machines Corporation Method of making a trench isolated device
US4594769A (en) * 1984-06-15 1986-06-17 Signetics Corporation Method of forming insulator of selectively varying thickness on patterned conductive layer
US4983537A (en) * 1986-12-29 1991-01-08 General Electric Company Method of making a buried oxide field isolation structure
US5061654A (en) * 1987-07-01 1991-10-29 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit having oxide regions with different thickness
EP0309788A1 (de) * 1987-09-30 1989-04-05 Siemens Aktiengesellschaft Verfahren zur Erzeugung eines versenkten Oxids
JP2886183B2 (ja) * 1988-06-28 1999-04-26 三菱電機株式会社 フィールド分離絶縁膜の製造方法
US5049520A (en) * 1990-06-06 1991-09-17 Micron Technology, Inc. Method of partially eliminating the bird's beak effect without adding any process steps
JPH06349820A (ja) * 1993-06-11 1994-12-22 Rohm Co Ltd 半導体装置の製造方法
JP2911394B2 (ja) * 1995-08-22 1999-06-23 株式会社アルテクス 超音波接合装置及び共振器
US5882982A (en) * 1997-01-16 1999-03-16 Vlsi Technology, Inc. Trench isolation method
EP0856886B1 (en) 1997-01-31 2003-06-25 STMicroelectronics S.r.l. Process for forming an edge structure to seal integrated electronic devices, and corresponding device
CN119907412A (zh) * 2024-11-14 2025-04-29 合肥维信诺科技有限公司 显示面板及显示装置

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL159817B (nl) * 1966-10-05 1979-03-15 Philips Nv Werkwijze ter vervaardiging van een halfgeleiderinrichting.
NL170348C (nl) * 1970-07-10 1982-10-18 Philips Nv Werkwijze voor het vervaardigen van een halfgeleiderinrichting, waarbij op een oppervlak van een halfgeleiderlichaam een tegen dotering en tegen thermische oxydatie maskerend masker wordt aangebracht, de door de vensters in het masker vrijgelaten delen van het oppervlak worden onderworpen aan een etsbehandeling voor het vormen van verdiepingen en het halfgeleiderlichaam met het masker wordt onderworpen aan een thermische oxydatiebehandeling voor het vormen van een oxydepatroon dat de verdiepingen althans ten dele opvult.
NL173110C (nl) * 1971-03-17 1983-12-01 Philips Nv Werkwijze ter vervaardiging van een halfgeleiderinrichting, waarbij op een oppervlak van een halfgeleiderlichaam een uit ten minste twee deellagen van verschillend materiaal samengestelde maskeringslaag wordt aangebracht.
JPS5710569B2 (pt) * 1972-03-31 1982-02-26
NL7204741A (pt) * 1972-04-08 1973-10-10
US3808058A (en) * 1972-08-17 1974-04-30 Bell Telephone Labor Inc Fabrication of mesa diode with channel guard
US3853633A (en) * 1972-12-04 1974-12-10 Motorola Inc Method of making a semi planar insulated gate field-effect transistor device with implanted field
JPS5214594B2 (pt) * 1973-10-17 1977-04-22
US3962779A (en) * 1974-01-14 1976-06-15 Bell Telephone Laboratories, Incorporated Method for fabricating oxide isolated integrated circuits
US3904450A (en) * 1974-04-26 1975-09-09 Bell Telephone Labor Inc Method of fabricating injection logic integrated circuits using oxide isolation
US3899363A (en) * 1974-06-28 1975-08-12 Ibm Method and device for reducing sidewall conduction in recessed oxide pet arrays
US3961999A (en) * 1975-06-30 1976-06-08 Ibm Corporation Method for forming recessed dielectric isolation with a minimized "bird's beak" problem

Also Published As

Publication number Publication date
SE411814B (sv) 1980-02-04
SE7603315L (sv) 1976-10-17
CA1045724A (en) 1979-01-02
CH592959A5 (pt) 1977-11-15
DE2615438A1 (de) 1976-10-28
AU497861B2 (en) 1979-01-25
BR7602384A (pt) 1976-10-12
FR2308204B1 (pt) 1978-09-01
AU1295776A (en) 1977-10-20
JPS51124386A (en) 1976-10-29
IT1064171B (it) 1985-02-18
US4044454A (en) 1977-08-30
JPS5413349B2 (pt) 1979-05-30
FR2308204A1 (fr) 1976-11-12
NL7603747A (nl) 1976-10-19
GB1515639A (en) 1978-06-28

Similar Documents

Publication Publication Date Title
BE839579A (fr) Procede de fabrication de regions de circuit integre definies par une isolation d'electrique encastree
FR2316731A1 (fr) Procede de fabrication de structures de circuits integres ayant un isolement dielectrique forme par bombardement ionique
FR2331891A1 (fr) Contact electrique et procede de fabrication de celui-ci
IT1056756B (it) Procedimento per la fabbricazione di dispositivi semiconduttori con isolamento dielettrico
FR2316733A1 (fr) Procede de fabrication de dispositifs a semi-conducteurs isoles dielectriquement
DE3587202D1 (de) Elektrische isolierungsschaltung.
PT65145B (fr) Procede de fabrication de conducteurs electriques ameliores en alliages al-mg-si
SE427400B (sv) Forfarande for framstellning av elektriska ledare pa ett isolerande substrat
FR2310641A1 (fr) Procede de fabrication d'un connecteur electrique
BE839024A (fr) Procede de fabrication d'une tablette de coupe-circuits
PT65092A (fr) Procede de fabrication de conducteurs electriques en alliages ae fe par filage de grenaille
BE807547A (fr) Procede de fabrication d'un element de resistance electrique
IT1072436B (it) Metodo di fabbricazione di circuiti integrati
FR2330169A1 (fr) Procede de fabrication d'un commutateur de moteur electrique et commutateur obtenu
JPS5232273A (en) Method of manufacturing flat conductor system for semiconductor integrated circuit
FR2342545A1 (fr) Procede pour la fabrication de conducteurs electriques
FR2334183A1 (fr) Procede de fabrication de cables electriques sous-marins multipolaires
JPS55141759A (en) Method of fabricating semiconductor circuit
FR2312843A1 (fr) Procede d'isolement electrique de conducteurs metalliques
BE856504A (fr) Procede de fabrication d'un interrupteur electrique et l'interrupteur ainsi obtenu
FR2339238A1 (fr) Isolateur electrique
BE870662A (fr) Procede de fabrication d'une lampe electrique
BE797988A (fr) Procede de fabrication d'un conducteur electrique et conducteurs obtenus
FR2346827A1 (fr) Procede de fabrication d'un revetement d'isolation electrique de produits et produits obtenus
BE838572A (fr) Procede de fabrication d'un conducteur electrique

Legal Events

Date Code Title Description
RE Patent lapsed

Owner name: INTERNATIONAL BUSINESS MACHINES CORP.

Effective date: 19840315