BRPI0909222A2 - Métodos paera formar uma arquitetura de camada amortecedora em silício e estruturas formadas por meio destes - Google Patents

Métodos paera formar uma arquitetura de camada amortecedora em silício e estruturas formadas por meio destes

Info

Publication number
BRPI0909222A2
BRPI0909222A2 BRPI0909222-6A BRPI0909222A BRPI0909222A2 BR PI0909222 A2 BRPI0909222 A2 BR PI0909222A2 BR PI0909222 A BRPI0909222 A BR PI0909222A BR PI0909222 A2 BRPI0909222 A2 BR PI0909222A2
Authority
BR
Brazil
Prior art keywords
methods
structures formed
cushioning layer
layer architecture
silicon
Prior art date
Application number
BRPI0909222-6A
Other languages
English (en)
Inventor
Mantu K Hudait
Peter G Tolchinsky
Loren A Chow
Dmitri Loubychev
Joel M Fastenau
Amy W K Liu
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of BRPI0909222A2 publication Critical patent/BRPI0909222A2/pt

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3414—Deposited materials, e.g. layers characterised by the chemical composition being group IIIA-VIA materials
    • H10P14/3421—Arsenides
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/81—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials of structures exhibiting quantum-confinement effects, e.g. single quantum wells; of structures having periodic or quasi-periodic potential variation
    • H10D62/812—Single quantum well structures
    • H10D62/814—Quantum box structures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/82—Heterojunctions
    • H10D62/824—Heterojunctions comprising only Group III-V materials heterojunctions, e.g. GaN/AlGaN heterojunctions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2901—Materials
    • H10P14/2902—Materials being Group IVA materials
    • H10P14/2905—Silicon, silicon germanium or germanium
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2926—Crystal orientations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
    • H10P14/3202—Materials thereof
    • H10P14/3214—Materials thereof being Group IIIA-VA semiconductors
    • H10P14/3221—Arsenides
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
    • H10P14/3202—Materials thereof
    • H10P14/3214—Materials thereof being Group IIIA-VA semiconductors
    • H10P14/3222—Antimonides
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
    • H10P14/3242—Structure
    • H10P14/3244—Layer structure
    • H10P14/3251—Layer structure consisting of three or more layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
    • H10P14/3242—Structure
    • H10P14/3244—Layer structure
    • H10P14/3254—Graded layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/015—Manufacture or treatment of FETs having heterojunction interface channels or heterojunction gate electrodes, e.g. HEMT

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Nanotechnology (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Recrystallisation Techniques (AREA)
  • Semiconductor Lasers (AREA)
BRPI0909222-6A 2008-06-19 2009-06-08 Métodos paera formar uma arquitetura de camada amortecedora em silício e estruturas formadas por meio destes BRPI0909222A2 (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/214,737 US7687799B2 (en) 2008-06-19 2008-06-19 Methods of forming buffer layer architecture on silicon and structures formed thereby
PCT/US2009/046600 WO2009155157A2 (en) 2008-06-19 2009-06-08 Methods of forming buffer layer architecture on silicon and structures formed thereby

Publications (1)

Publication Number Publication Date
BRPI0909222A2 true BRPI0909222A2 (pt) 2015-08-25

Family

ID=41430277

Family Applications (1)

Application Number Title Priority Date Filing Date
BRPI0909222-6A BRPI0909222A2 (pt) 2008-06-19 2009-06-08 Métodos paera formar uma arquitetura de camada amortecedora em silício e estruturas formadas por meio destes

Country Status (10)

Country Link
US (1) US7687799B2 (pt)
JP (1) JP5318940B2 (pt)
KR (1) KR101194465B1 (pt)
CN (1) CN101981657B (pt)
BR (1) BRPI0909222A2 (pt)
DE (1) DE112009000917B4 (pt)
GB (1) GB2473148B (pt)
RU (1) RU2468466C2 (pt)
TW (1) TWI383453B (pt)
WO (1) WO2009155157A2 (pt)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8362461B2 (en) * 2008-12-12 2013-01-29 Alcatel Lucent Quantum well device
EP2679234A3 (en) * 2009-12-02 2014-04-23 Amgen Inc. Binding proteins that bind to human FGFR1C, human beta-klotho and both human FGFR1C and human beta-klotho
US8324661B2 (en) * 2009-12-23 2012-12-04 Intel Corporation Quantum well transistors with remote counter doping
GB2480265B (en) * 2010-05-10 2013-10-02 Toshiba Res Europ Ltd A semiconductor device and a method of fabricating a semiconductor device
CN102011182B (zh) * 2010-09-28 2013-03-13 中国电子科技集团公司第十八研究所 一种晶格渐变缓冲层的制备方法
KR101560239B1 (ko) 2010-11-18 2015-10-26 엘지디스플레이 주식회사 유기 발광 다이오드 표시장치와 그 구동방법
CN102157903B (zh) * 2011-01-25 2012-08-08 中国科学院半导体研究所 “w”型锑化物二类量子阱的外延生长方法
RU2520538C1 (ru) * 2012-11-02 2014-06-27 Федеральное государственное бюджетное учреждение науки Институт сверхвысокочастотной полупроводниковой электроники Российской академии наук (ИСВЧПЭ РАН) НАНОРАЗМЕРНАЯ СТРУКТУРА С КВАЗИОДНОМЕРНЫМИ ПРОВОДЯЩИМИ НИТЯМИ ОЛОВА В РЕШЕТКЕ GaAs
US20140151756A1 (en) * 2012-12-03 2014-06-05 International Business Machines Corporation Fin field effect transistors including complimentarily stressed channels
CN102983069A (zh) * 2012-12-21 2013-03-20 中国科学院半导体研究所 生长InP基InAs量子阱的方法
FR3011981B1 (fr) * 2013-10-11 2018-03-02 Centre National De La Recherche Scientifique - Cnrs - Transistor hemt a base d'heterojonction
JP6233070B2 (ja) * 2014-02-05 2017-11-22 住友電気工業株式会社 半導体積層体および半導体装置、ならびにそれらの製造方法
KR102472396B1 (ko) * 2014-03-28 2022-12-01 인텔 코포레이션 선택적 에피택셜 성장된 iii-v족 재료 기반 디바이스
CN104600108B (zh) * 2014-12-31 2017-11-07 中国电子科技集团公司第五十五研究所 一种氮化物高电子迁移率晶体管外延结构及其制备方法
CN104733545A (zh) * 2015-02-17 2015-06-24 天津大学 发射区In含量渐变集电区高In过渡层的RTD器件
US9508550B2 (en) * 2015-04-28 2016-11-29 International Business Machines Corporation Preparation of low defect density of III-V on Si for device fabrication
FR3050872B1 (fr) * 2016-04-27 2019-06-14 Commissariat A L'energie Atomique Et Aux Energies Alternatives Diode electroluminescente comprenant au moins une couche intermediaire de plus grand gap disposee dans au moins une couche barriere de la zone active
RU2650576C2 (ru) * 2016-10-07 2018-04-16 Федеральное государственное бюджетное учреждение науки Институт сверхвысокочастотной полупроводниковой электроники Российской академии наук (ИСВЧПЭ РАН) Наноразмерная структура с профилем легирования в виде нанонитей из атомов олова
CN108493284B (zh) * 2018-05-03 2020-03-10 扬州乾照光电有限公司 一种晶格失配的多结太阳能电池及其制作方法
CN110875182B (zh) * 2020-01-17 2020-08-21 中科芯电半导体科技（北京）有限公司 一种增大自旋轨道耦合的方法和自旋晶体管
CN116314394A (zh) * 2023-03-17 2023-06-23 中国科学院半导体研究所 光电探测器及其制备方法

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR900002687B1 (ko) * 1985-12-16 1990-04-23 후지쓰가부시끼가이샤 Mbe법에 의한 기판에 격자 정합시키는 4원 또는 5원 흔정 반도체의 성장방법
JPS63184320A (ja) * 1987-01-27 1988-07-29 Sharp Corp 半導体装置
JP2817995B2 (ja) * 1990-03-15 1998-10-30 富士通株式会社 ▲ｉｉｉ▼―▲ｖ▼族化合物半導体ヘテロ構造基板および▲ｉｉｉ▼―▲ｖ▼族化合物ヘテロ構造半導体装置
JPH04124830A (ja) * 1990-09-14 1992-04-24 Fujitsu Ltd 半導体装置
JPH0513328A (ja) * 1990-09-18 1993-01-22 Fujitsu Ltd 混晶半導体装置およびその製造方法
JPH04332135A (ja) * 1991-05-02 1992-11-19 Sumitomo Electric Ind Ltd 電界効果トランジスタ
JPH08306909A (ja) * 1995-04-28 1996-11-22 Asahi Chem Ind Co Ltd ＩｎＧａＡｓ電界効果型トランジスタ
US5798540A (en) * 1997-04-29 1998-08-25 The United States Of America As Represented By The Secretary Of The Navy Electronic devices with InAlAsSb/AlSb barrier
US20020076906A1 (en) * 2000-12-18 2002-06-20 Motorola, Inc. Semiconductor structure including a monocrystalline film, device including the structure, and methods of forming the structure and device
JP2004342742A (ja) * 2003-05-14 2004-12-02 Matsushita Electric Ind Co Ltd 通信機器用半導体装置
US7388235B2 (en) * 2004-09-30 2008-06-17 The United States Of America As Represented By The Secretary Of The Navy High electron mobility transistors with Sb-based channels
US7851780B2 (en) * 2006-08-02 2010-12-14 Intel Corporation Semiconductor buffer architecture for III-V devices on silicon substrates
US7573059B2 (en) * 2006-08-02 2009-08-11 Intel Corporation Dislocation-free InSb quantum well structure on Si using novel buffer architecture
US7518165B2 (en) * 2006-09-14 2009-04-14 Teledyne Licensing, Llc Epitaxial nucleation and buffer sequence for via-compatible InAs/AlGaSb HEMTs
US7429747B2 (en) * 2006-11-16 2008-09-30 Intel Corporation Sb-based CMOS devices
US7566898B2 (en) * 2007-03-01 2009-07-28 Intel Corporation Buffer architecture formed on a semiconductor wafer
RU72787U1 (ru) * 2007-06-04 2008-04-27 Общество с ограниченной ответственностью "Инфра-Красные Фотодиоды Директ" Полупроводниковый приемник инфракрасного оптического излучения и способ его получения

Also Published As

Publication number Publication date
TW201009939A (en) 2010-03-01
US20090315018A1 (en) 2009-12-24
DE112009000917B4 (de) 2012-11-29
RU2010139514A (ru) 2012-03-27
RU2468466C2 (ru) 2012-11-27
CN101981657A (zh) 2011-02-23
WO2009155157A3 (en) 2010-03-18
KR20100114939A (ko) 2010-10-26
GB2473148A (en) 2011-03-02
JP2011518443A (ja) 2011-06-23
JP5318940B2 (ja) 2013-10-16
GB201015857D0 (en) 2010-10-27
US7687799B2 (en) 2010-03-30
DE112009000917T5 (de) 2012-01-12
KR101194465B1 (ko) 2012-10-24
DE112009000917A5 (de) 2011-11-10
WO2009155157A2 (en) 2009-12-23
TWI383453B (zh) 2013-01-21
GB2473148B (en) 2012-10-10
CN101981657B (zh) 2013-06-19

Similar Documents

Publication Publication Date Title
BRPI0909222A2 (pt) Métodos paera formar uma arquitetura de camada amortecedora em silício e estruturas formadas por meio destes
BRPI0921672A2 (pt) modificação de estrutura de superfície
BRPI0818194A2 (pt) meio legível por computador
EP2138753A4 (en) LIGHTBOX
EP2248406A4 (en) HEATSINK DEVICE
EP3064512C0 (en) ANTIBODIES AGAINST CLDN6
EP2306018A4 (en) PIEZOELECTRIC MICRO FAN
EP2312158A4 (en) PIEZOELECTRIC MICRO FAN
BRPI0914743A2 (pt) estrutura
DK2186966T3 (da) Facadekonstruktion
EP2268582A4 (en) SOLARDESTILLATOREN
BRPI0917195A2 (pt) estrutura compósita curada-plana
DE602008003400D1 (de) Wabenstruktur
IT1393443B1 (it) Stiratoio bitesta
FI20096012A0 (fi) Menetelmä ja järjestely kiteisten rakenteiden tuottamiseksi
EP2202211A4 (en) HONEYCOMB STRUCTURE
FI20085899A0 (fi) Puu-Metalli-komposiittirakenne
PL2143693T3 (pl) Struktura plastra miodu
DE602009001201D1 (de) Wabenstruktur
FR2929296B1 (fr) Recuit de monocristaux
BRPI0918173A2 (pt) estrutura em degraus
EP2278868A4 (en) Seal structure
ES1067742Y (es) Barandilla fotovoltaica
BRPI0917918A2 (pt) estrutura de concreto flutuante
EE00787U1 (et) Teekatte konstruktsioon

Legal Events

Date Code Title Description
B08F Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette]

Free format text: REFERENTE A 6A ANUIDADE.

B08K Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette]

Free format text: EM VIRTUDE DO ARQUIVAMENTO PUBLICADO NA RPI 2344 DE 08-12-2015 E CONSIDERANDO AUSENCIA DE MANIFESTACAO DENTRO DOS PRAZOS LEGAIS, INFORMO QUE CABE SER MANTIDO O ARQUIVAMENTO DO PEDIDO DE PATENTE, CONFORME O DISPOSTO NO ARTIGO 12, DA RESOLUCAO 113/2013.