CA1050666A - Methode de fabrication de transistors - Google Patents

Methode de fabrication de transistors

Info

Publication number
CA1050666A
CA1050666A CA249,332A CA249332A CA1050666A CA 1050666 A CA1050666 A CA 1050666A CA 249332 A CA249332 A CA 249332A CA 1050666 A CA1050666 A CA 1050666A
Authority
CA
Canada
Prior art keywords
mask
metal layer
metal
layer
edge
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA249,332A
Other languages
English (en)
Inventor
George E. Smith
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
Western Electric Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co Inc filed Critical Western Electric Co Inc
Priority to CA249,332A priority Critical patent/CA1050666A/fr
Application granted granted Critical
Publication of CA1050666A publication Critical patent/CA1050666A/fr
Expired legal-status Critical Current

Links

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
CA249,332A 1976-03-31 1976-03-31 Methode de fabrication de transistors Expired CA1050666A (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA249,332A CA1050666A (fr) 1976-03-31 1976-03-31 Methode de fabrication de transistors

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA249,332A CA1050666A (fr) 1976-03-31 1976-03-31 Methode de fabrication de transistors

Publications (1)

Publication Number Publication Date
CA1050666A true CA1050666A (fr) 1979-03-13

Family

ID=4105606

Family Applications (1)

Application Number Title Priority Date Filing Date
CA249,332A Expired CA1050666A (fr) 1976-03-31 1976-03-31 Methode de fabrication de transistors

Country Status (1)

Country Link
CA (1) CA1050666A (fr)

Similar Documents

Publication Publication Date Title
US4808545A (en) High speed GaAs MESFET having refractory contacts and a self-aligned cold gate fabrication process
US3761785A (en) Methods for making transistor structures
CA1038967A (fr) Transistor a effet de champ mos et mode de fabrication
JP2599381B2 (ja) Fetデバイスの製造方法
US4711858A (en) Method of fabricating a self-aligned metal-semiconductor FET having an insulator spacer
US4309812A (en) Process for fabricating improved bipolar transistor utilizing selective etching
US4510016A (en) Method of fabricating submicron silicon structures such as permeable base transistors
US4845046A (en) Process for producing semiconductor devices by self-alignment technology
US3911560A (en) Method for manufacturing a semiconductor device having self-aligned implanted barriers with narrow gaps between electrodes
US4037307A (en) Methods for making transistor structures
US4561168A (en) Method of making shadow isolated metal DMOS FET device
US3920861A (en) Method of making a semiconductor device
JPH07105392B2 (ja) 突起部を有する半導体デバイス構造体
EP0178000B1 (fr) Procédé de formation de rainures submicroniques, par exemple dans un matériau semi-conducteur et dispositifs obtenus selon ce procédé
US4520553A (en) Process for manufacturing an integrated insulated-gate field-effect transistor
US5073506A (en) Method for making a self-aligned lateral bipolar SOI transistor
US4523368A (en) Semiconductor devices and manufacturing methods
US4631568A (en) Bipolar transistor construction
US4459605A (en) Vertical MESFET with guardring
US4119446A (en) Method for forming a guarded Schottky barrier diode by ion-implantation
JP2524370B2 (ja) 半導体デバイスの製造方法
CA1050666A (fr) Methode de fabrication de transistors
JPS62179764A (ja) 壁スペ−サを有するバイポ−ラ半導体装置の製造方法
US4037308A (en) Methods for making transistor structures
EP0036499A1 (fr) Procédé auto-aligné pour transistor bipolaire à base en polysilicium