CA1094691A - Data transmission system - Google Patents

Data transmission system

Info

Publication number
CA1094691A
CA1094691A CA301,578A CA301578A CA1094691A CA 1094691 A CA1094691 A CA 1094691A CA 301578 A CA301578 A CA 301578A CA 1094691 A CA1094691 A CA 1094691A
Authority
CA
Canada
Prior art keywords
circuit
output
signal
logic
series connections
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA301,578A
Other languages
English (en)
French (fr)
Inventor
Stefan Just
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Gloeilampenfabrieken NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Gloeilampenfabrieken NV filed Critical Philips Gloeilampenfabrieken NV
Application granted granted Critical
Publication of CA1094691A publication Critical patent/CA1094691A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4247—Bus transfer protocol, e.g. handshake; Synchronisation on a daisy chain bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Logic Circuits (AREA)
  • Information Transfer Systems (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
CA301,578A 1977-04-26 1978-04-20 Data transmission system Expired CA1094691A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE2718473A DE2718473C3 (de) 1977-04-26 1977-04-26 Schaltungsanordnung zum parallelen Übertragen von Signalen über mehrere parallele Leitungen
DE2718473.2 1977-04-26

Publications (1)

Publication Number Publication Date
CA1094691A true CA1094691A (en) 1981-01-27

Family

ID=6007286

Family Applications (1)

Application Number Title Priority Date Filing Date
CA301,578A Expired CA1094691A (en) 1977-04-26 1978-04-20 Data transmission system

Country Status (9)

Country Link
JP (1) JPS53133341A (it)
BR (1) BR7802532A (it)
CA (1) CA1094691A (it)
DE (1) DE2718473C3 (it)
FR (1) FR2389285A1 (it)
GB (1) GB1560197A (it)
IT (1) IT1095211B (it)
NL (1) NL7804376A (it)
SE (1) SE426107B (it)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2558320B1 (fr) * 1983-12-21 1986-04-18 Philips Ind Commerciale Dispositif pour connecter en serie une pluralite de dispositifs electroniques emetteurs
JPH0827705B2 (ja) * 1990-07-25 1996-03-21 インターナショナル・ビジネス・マシーンズ・コーポレイション アダプタ
DE19711997A1 (de) * 1997-03-13 1998-09-17 Francotyp Postalia Gmbh Anordnung zur Kommunikation zwischen einer Basisstation und weiteren Stationen einer Postbearbeitungsmaschine und zu deren Notabschaltung
DE102004047345A1 (de) * 2004-09-29 2006-02-16 Siemens Ag Digital adressierbare Lichtanlage, Modul für eine solche sowie Verfahren zum Betrieb einer solchen

Also Published As

Publication number Publication date
DE2718473A1 (de) 1978-11-02
FR2389285B1 (it) 1981-08-14
GB1560197A (en) 1980-01-30
BR7802532A (pt) 1978-12-12
SE7804620L (sv) 1978-10-27
IT1095211B (it) 1985-08-10
DE2718473C3 (de) 1980-01-24
SE426107B (sv) 1982-12-06
FR2389285A1 (fr) 1978-11-24
IT7822617A0 (it) 1978-04-21
JPS53133341A (en) 1978-11-21
NL7804376A (nl) 1978-10-30
DE2718473B2 (de) 1979-05-17
JPS5759572B2 (it) 1982-12-15

Similar Documents

Publication Publication Date Title
US4482954A (en) Signal processor device with conditional interrupt module and multiprocessor system employing such devices
US5534796A (en) Self-clocking pipeline register
EP0727747A2 (en) ASIC bus structure
US4611297A (en) Bus grant circuit
JPS60225970A (ja) 分散式調停方法
EP0780774B1 (en) Logical address bus architecture for multiple processor systems
US4985890A (en) Data transmission unit
EP0520837B1 (en) Efficient arbiter
CA1094691A (en) Data transmission system
US5537624A (en) Data repacking circuit having toggle buffer for transferring digital data from P1Q1 bus width to P2Q2 bus width
US5663994A (en) Two cycle asynchronous FIFO queue
US6580288B1 (en) Multi-property microprocessor with no additional logic overhead to shared pins
JPS6043546B2 (ja) デ−タ転送異常処理方式
US4254464A (en) Common data buffer system
US5502720A (en) Packet collecting circuit in data-flow type system
EP2752768B1 (en) Error detection in a circuit module
US20040239392A1 (en) Vectored flip-flops and latches with embedded output-merge logic and shared clock drivers
US6108758A (en) Multiple masters in a memory control system
US5241629A (en) Method and apparatus for a high performance round robin distributed bus priority network
WO1985002034A1 (en) Circuit for controlling external bipolar buffers from an mos peripheral device
US5249154A (en) Data access controller and method
Aghdasi et al. Self-clocked asynchronous state machine design with PAL221P6
JP3483312B2 (ja) バス調停装置
AU612582B2 (en) Computer bus
Aghdasi Application of logic cell arrays in design of self-clocked sequential circuits

Legal Events

Date Code Title Description
MKEX Expiry