CA1134952A - Dispositif et methode de preextraction des codes operation et des operandes dans un systeme de traitement de donnees numerique - Google Patents
Dispositif et methode de preextraction des codes operation et des operandes dans un systeme de traitement de donnees numeriqueInfo
- Publication number
- CA1134952A CA1134952A CA000344774A CA344774A CA1134952A CA 1134952 A CA1134952 A CA 1134952A CA 000344774 A CA000344774 A CA 000344774A CA 344774 A CA344774 A CA 344774A CA 1134952 A CA1134952 A CA 1134952A
- Authority
- CA
- Canada
- Prior art keywords
- operand
- opcode
- instruction
- processor
- instruction word
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3824—Operand accessing
- G06F9/383—Operand prefetching
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3824—Operand accessing
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
- Memory System (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Devices For Executing Special Programs (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US3284279A | 1979-04-24 | 1979-04-24 | |
| US32,842 | 1979-04-24 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1134952A true CA1134952A (fr) | 1982-11-02 |
Family
ID=21867110
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000344774A Expired CA1134952A (fr) | 1979-04-24 | 1980-01-31 | Dispositif et methode de preextraction des codes operation et des operandes dans un systeme de traitement de donnees numerique |
Country Status (6)
| Country | Link |
|---|---|
| JP (1) | JPS5815810B2 (fr) |
| CA (1) | CA1134952A (fr) |
| DE (1) | DE3015876A1 (fr) |
| FR (1) | FR2455316A1 (fr) |
| GB (1) | GB2047928A (fr) |
| NL (1) | NL8001189A (fr) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5053941A (en) * | 1986-08-29 | 1991-10-01 | Sun Microsystems, Inc. | Asynchronous micro-machine/interface |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4541045A (en) * | 1981-09-21 | 1985-09-10 | Racal-Milgo, Inc. | Microprocessor architecture employing efficient operand and instruction addressing |
| JPS5858653A (ja) * | 1981-10-02 | 1983-04-07 | Hitachi Ltd | デ−タ処理装置 |
| JPH0776917B2 (ja) * | 1984-12-29 | 1995-08-16 | ソニー株式会社 | マイクロコンピユ−タ |
| US4722047A (en) * | 1985-08-29 | 1988-01-26 | Ncr Corporation | Prefetch circuit and associated method for operation with a virtual command emulator |
| US5919256A (en) * | 1996-03-26 | 1999-07-06 | Advanced Micro Devices, Inc. | Operand cache addressed by the instruction address for reducing latency of read instruction |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3840861A (en) * | 1972-10-30 | 1974-10-08 | Amdahl Corp | Data processing system having an instruction pipeline for concurrently processing a plurality of instructions |
| JPS50128948A (fr) * | 1974-03-29 | 1975-10-11 | ||
| FR2298138A1 (fr) * | 1975-01-16 | 1976-08-13 | Int Computers Ltd | Processeur de donnees en mode pipeline |
| JPS51111026A (en) * | 1975-03-26 | 1976-10-01 | Hitachi Ltd | Information management equipment |
-
1980
- 1980-01-31 CA CA000344774A patent/CA1134952A/fr not_active Expired
- 1980-02-27 NL NL8001189A patent/NL8001189A/nl not_active Application Discontinuation
- 1980-04-18 GB GB8012813A patent/GB2047928A/en not_active Withdrawn
- 1980-04-22 FR FR8009468A patent/FR2455316A1/fr not_active Withdrawn
- 1980-04-22 JP JP55053469A patent/JPS5815810B2/ja not_active Expired
- 1980-04-24 DE DE19803015876 patent/DE3015876A1/de active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5053941A (en) * | 1986-08-29 | 1991-10-01 | Sun Microsystems, Inc. | Asynchronous micro-machine/interface |
Also Published As
| Publication number | Publication date |
|---|---|
| NL8001189A (nl) | 1980-10-28 |
| DE3015876A1 (de) | 1980-10-30 |
| JPS55143654A (en) | 1980-11-10 |
| FR2455316A1 (fr) | 1980-11-21 |
| JPS5815810B2 (ja) | 1983-03-28 |
| GB2047928A (en) | 1980-12-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0415461B1 (fr) | Unité centrale de traitement capable de prendre en charge des instructions de longueur variable | |
| US4742451A (en) | Instruction prefetch system for conditional branch instruction for central processor unit | |
| EP0415366B1 (fr) | Microprocesseur avec unité de prédécodage et unité de décodage principale fonctionnant en pipeline | |
| US4449184A (en) | Extended address, single and multiple bit microprocessor | |
| US5121473A (en) | Pipelined system includes correction mechanism operated on history information identifying conditional jump instructions for which the jump prediction was incorrect on previous instances of execution of those instructions | |
| EP0248436B1 (fr) | Méthode et dispositif pour le traitement de données | |
| US5249280A (en) | Microcomputer having a memory bank switching apparatus for accessing a selected memory bank in an external memory | |
| KR970705079A (ko) | 가변길이 명령어 세트를 위한 태그 프리페치와 명령어번역기 및 작동방법(Tagged Prefetch and Instruction Decoder for Variable Length Instruction Set and Method of Operation) | |
| US4620274A (en) | Data available indicator for an exhausted operand string | |
| GB2024475A (en) | Memory access controller | |
| US5848436A (en) | Method and apparatus for efficiently providing data from a data storage medium to a processing entity | |
| US4812971A (en) | Central processing unit for a digital computer | |
| US4598359A (en) | Apparatus for forward or reverse reading of multiple variable length operands | |
| US4611278A (en) | Wraparound buffer for repetitive decimal numeric operations | |
| US4608633A (en) | Method for decreasing execution time of numeric instructions | |
| US4893235A (en) | Central processing unit for a digital computer | |
| EP0240606B1 (fr) | Système de traitement en pipeline et microprocesseur utilisant le système | |
| EP0206653B1 (fr) | Méthode et moyens de chargement et stockage de données dans un ordinateur à jeu d'instructions réduit | |
| GB2047928A (en) | Means and Method Within a Digital Processing System for Prefetching both Operation Codes and Operands | |
| US4258420A (en) | Control file apparatus for a data processing system | |
| US4575795A (en) | Apparatus for detecting a predetermined character of a data string | |
| US4853889A (en) | Arrangement and method for speeding the operation of branch instructions | |
| GB2126384A (en) | Branch instructions in digital computers | |
| JPS6410858B2 (fr) | ||
| EP0915416B1 (fr) | Système permettant à une instruction de deux mots d'étre exécutée en un seul cycle et méthode associée |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |