CA1150367A - Circuit de division de frequence par un nombre impair pour train d'impulsions - Google Patents
Circuit de division de frequence par un nombre impair pour train d'impulsionsInfo
- Publication number
- CA1150367A CA1150367A CA000373034A CA373034A CA1150367A CA 1150367 A CA1150367 A CA 1150367A CA 000373034 A CA000373034 A CA 000373034A CA 373034 A CA373034 A CA 373034A CA 1150367 A CA1150367 A CA 1150367A
- Authority
- CA
- Canada
- Prior art keywords
- pulse train
- output
- input terminal
- shift register
- flip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 3
- 230000000875 corresponding effect Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
- H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
- H03K23/502—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits with a base or a radix other than a power of two
- H03K23/505—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits with a base or a radix other than a power of two with a base which is an odd number
Landscapes
- Manipulation Of Pulses (AREA)
- Pulse Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3267580A JPS56129431A (en) | 1980-03-17 | 1980-03-17 | Frequency dividing circuit for odd number |
| JP32675/1980 | 1980-03-17 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1150367A true CA1150367A (fr) | 1983-07-19 |
Family
ID=12365442
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000373034A Expired CA1150367A (fr) | 1980-03-17 | 1981-03-16 | Circuit de division de frequence par un nombre impair pour train d'impulsions |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JPS56129431A (fr) |
| CA (1) | CA1150367A (fr) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6242617A (ja) * | 1985-08-19 | 1987-02-24 | Nec Corp | 奇数分周カウンタ |
| JPS6381424U (fr) * | 1986-11-12 | 1988-05-28 | ||
| JPS63185323U (fr) * | 1987-05-20 | 1988-11-29 | ||
| JPH034618A (ja) * | 1989-05-31 | 1991-01-10 | Nec Eng Ltd | クロック分周回路 |
| JPH04195999A (ja) * | 1990-11-28 | 1992-07-15 | Fujitsu Ltd | 順序論理回路 |
| US6995589B2 (en) | 2003-06-13 | 2006-02-07 | Via Technologies Inc. | Frequency divider for RF transceiver |
-
1980
- 1980-03-17 JP JP3267580A patent/JPS56129431A/ja active Pending
-
1981
- 1981-03-16 CA CA000373034A patent/CA1150367A/fr not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS56129431A (en) | 1981-10-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5838178A (en) | Phase-locked loop and resulting frequency multiplier | |
| US5914996A (en) | Multiple clock frequency divider with fifty percent duty cycle output | |
| GB2079999A (en) | Digital frequency divider | |
| GB1526711A (en) | Clock regenerator circuit arrangement | |
| US4366394A (en) | Divide by three clock divider with symmetrical output | |
| US5390223A (en) | Divider circuit structure | |
| US6150855A (en) | Phase-locked loop and resulting frequency multiplier | |
| EP0131233B1 (fr) | Générateur à grande vitesse, programmable, de signaux temporels | |
| US5552732A (en) | High speed divide by 1.5 clock generator | |
| DE2965314D1 (de) | Demodulator arrangement for diphase digitally modulated signals | |
| CA1150367A (fr) | Circuit de division de frequence par un nombre impair pour train d'impulsions | |
| EP0243235A2 (fr) | Circuit d'élimination d'impulsions de bruit pour système numérique | |
| KR100245077B1 (ko) | 반도체 메모리 소자의 딜레이 루프 럭크 회로 | |
| CA1216032A (fr) | Generateur numerique de frequences variables a memorisation des valeurs | |
| EP0115004A1 (fr) | Circuit de compteur asynchrone à temps réduit de propagation | |
| JPH0411051B2 (fr) | ||
| GB2227136A (en) | Frequency tracking system | |
| US5315183A (en) | Synchronous phase detector circuit | |
| EP0490178A1 (fr) | Détecteur d'accrochage pour une bande d'asservissement de phase numérique | |
| US3671872A (en) | High frequency multiple phase signal generator | |
| US4495630A (en) | Adjustable ratio divider | |
| US4818894A (en) | Method and apparatus for obtaining high frequency resolution of a low frequency signal | |
| JPS61140221A (ja) | タイミング発生回路 | |
| JP2520560B2 (ja) | 位相比較回路 | |
| KR940010436B1 (ko) | 주파수 분주회로 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |