CA1299289C - Circuit integre a auto-verification de la memoire - Google Patents
Circuit integre a auto-verification de la memoireInfo
- Publication number
- CA1299289C CA1299289C CA000548276A CA548276A CA1299289C CA 1299289 C CA1299289 C CA 1299289C CA 000548276 A CA000548276 A CA 000548276A CA 548276 A CA548276 A CA 548276A CA 1299289 C CA1299289 C CA 1299289C
- Authority
- CA
- Canada
- Prior art keywords
- test
- word
- integrated circuit
- memory
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000012360 testing method Methods 0.000 title claims abstract description 88
- 230000015654 memory Effects 0.000 title claims abstract description 86
- 230000003068 static effect Effects 0.000 claims description 8
- 238000004458 analytical method Methods 0.000 claims description 3
- 238000000034 method Methods 0.000 abstract description 15
- 230000002250 progressing effect Effects 0.000 abstract 1
- 238000013461 design Methods 0.000 description 6
- 230000007704 transition Effects 0.000 description 5
- 230000000295 complement effect Effects 0.000 description 4
- 238000011960 computer-aided design Methods 0.000 description 3
- 101100286980 Daucus carota INV2 gene Proteins 0.000 description 2
- 101100397045 Xenopus laevis invs-b gene Proteins 0.000 description 2
- 238000003491 array Methods 0.000 description 2
- 238000010420 art technique Methods 0.000 description 2
- 238000013144 data compression Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000013507 mapping Methods 0.000 description 2
- 101150110971 CIN7 gene Proteins 0.000 description 1
- 101100508840 Daucus carota INV3 gene Proteins 0.000 description 1
- 101150110298 INV1 gene Proteins 0.000 description 1
- 101100397044 Xenopus laevis invs-a gene Proteins 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 238000005192 partition Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
Landscapes
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Tests Of Electronic Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US914,411 | 1986-10-02 | ||
| US06/914,411 US4872168A (en) | 1986-10-02 | 1986-10-02 | Integrated circuit with memory self-test |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1299289C true CA1299289C (fr) | 1992-04-21 |
Family
ID=25434325
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000548276A Expired - Fee Related CA1299289C (fr) | 1986-10-02 | 1987-09-30 | Circuit integre a auto-verification de la memoire |
Country Status (2)
| Country | Link |
|---|---|
| KR (1) | KR900008638B1 (fr) |
| CA (1) | CA1299289C (fr) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002100738A (ja) * | 2000-09-25 | 2002-04-05 | Toshiba Corp | 半導体集積回路及びテスト容易化回路の自動挿入方法 |
-
1987
- 1987-09-29 KR KR1019870010810A patent/KR900008638B1/ko not_active Expired
- 1987-09-30 CA CA000548276A patent/CA1299289C/fr not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| KR900008638B1 (ko) | 1990-11-26 |
| KR880005622A (ko) | 1988-06-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0262867B1 (fr) | Circuit intégré avec autotest de mémoire | |
| US4757503A (en) | Self-testing dynamic ram | |
| US4541090A (en) | Semiconductor memory device | |
| US6819611B2 (en) | Method and apparatus for data compression in memory devices | |
| US4868823A (en) | High speed concurrent testing of dynamic read/write memory array | |
| EP0389203A2 (fr) | Dispositif de mémoire à semi-conducteur comportant de l'information indiquant la présence de cellules de mémoire défectueuses | |
| US6119251A (en) | Self-test of a memory device | |
| EP0234937A2 (fr) | Mémoire intermédiaire de marques d'états à capacité de test | |
| USRE34445E (en) | Self-testing dynamic RAM | |
| KR19990045167A (ko) | 반도체 메모리 시험장치의 불량 해석 메모리 및그 기억방법 | |
| EP0437217B1 (fr) | Testeur de mémoire | |
| US4654827A (en) | High speed testing of semiconductor memory devices | |
| JPH09128998A (ja) | テスト回路 | |
| US4670878A (en) | Column shift circuitry for high speed testing of semiconductor memory devices | |
| JPH11260096A (ja) | 半導体集積回路装置およびその製造方法 | |
| US5267212A (en) | Random access memory with rapid test pattern writing | |
| JP3237579B2 (ja) | メモリテスト回路 | |
| KR940011428B1 (ko) | 반도체 기억장치의 테스트 회로 | |
| CA1299289C (fr) | Circuit integre a auto-verification de la memoire | |
| US20080013389A1 (en) | Random access memory including test circuit | |
| US5740179A (en) | Method and apparatus for a design for test, parallel block write operation | |
| KR910001534B1 (ko) | 반도체기억장치 | |
| US6452861B1 (en) | Semiconductor memory device allowing simultaneous inputting of N data signals | |
| JPS6366798A (ja) | 半導体記憶装置 | |
| KR20030068145A (ko) | 다중 포트 컴팩트 에스램의 엣-스피드 내장 자가시험장치및 그 시험방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKLA | Lapsed |