CA1311062C - Processeur pour calculs recursifs - Google Patents
Processeur pour calculs recursifsInfo
- Publication number
- CA1311062C CA1311062C CA000595711A CA595711A CA1311062C CA 1311062 C CA1311062 C CA 1311062C CA 000595711 A CA000595711 A CA 000595711A CA 595711 A CA595711 A CA 595711A CA 1311062 C CA1311062 C CA 1311062C
- Authority
- CA
- Canada
- Prior art keywords
- digit
- digits
- row
- processor
- multiplier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
- G06F7/5443—Sum of products
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/4824—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices using signed-digit representation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0223—Computation saving measures; Accelerating measures
- H03H17/0225—Measures concerning the multipliers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/04—Recursive filters
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
- G06F2207/3804—Details
- G06F2207/3808—Details concerning the type of numbers or the way they are handled
- G06F2207/3852—Calculation with most significant digit first
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
- G06F2207/3804—Details
- G06F2207/386—Special constructional features
- G06F2207/388—Skewing
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
- G06F2207/3804—Details
- G06F2207/386—Special constructional features
- G06F2207/3884—Pipelining
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/499—Denomination or exception handling, e.g. rounding or overflow
- G06F7/49905—Exception handling
- G06F7/4991—Overflow or underflow
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Computational Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Mathematical Physics (AREA)
- Complex Calculations (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB8808025A GB2218545B (en) | 1988-04-06 | 1988-04-06 | Recursive processor |
| GB8808025 | 1988-04-06 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1311062C true CA1311062C (fr) | 1992-12-01 |
Family
ID=10634646
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000595711A Expired - Lifetime CA1311062C (fr) | 1988-04-06 | 1989-04-05 | Processeur pour calculs recursifs |
Country Status (2)
| Country | Link |
|---|---|
| CA (1) | CA1311062C (fr) |
| GB (2) | GB2218545B (fr) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2269035B (en) * | 1989-05-17 | 1994-04-06 | Secr Defence | Processor suitable for recursive computations |
| WO1990014628A1 (fr) * | 1989-05-17 | 1990-11-29 | The Secretary Of State For Defence In Her Britannic Majesty's Government Of The United Kingdom Of Great Britain And Northern Ireland | Processeur convenant pour des calculs recurrents |
| GB2232796A (en) * | 1989-06-13 | 1990-12-19 | Secr Defence | Processor for recursive computations |
| GB9007521D0 (en) * | 1990-04-03 | 1990-05-30 | Univ Belfast | A signal processor |
| US7411444B2 (en) * | 2003-11-13 | 2008-08-12 | Texas Instruments Incorporated | Technique for improving antialiasing and adjacent channel interference filtering using cascaded passive IIR filter stages combined with direct sampling and mixing |
-
1988
- 1988-04-06 GB GB8808025A patent/GB2218545B/en not_active Expired - Lifetime
-
1989
- 1989-04-05 CA CA000595711A patent/CA1311062C/fr not_active Expired - Lifetime
- 1989-06-13 GB GB8913525A patent/GB2230627A/en not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| GB8913525D0 (en) | 1989-08-02 |
| GB8808025D0 (en) | 1988-05-05 |
| GB2230627A (en) | 1990-10-24 |
| GB2218545B (en) | 1992-07-15 |
| GB2218545A (en) | 1989-11-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5243551A (en) | Processor suitable for recursive computations | |
| Ma et al. | Multiplier policies for digital signal processing | |
| US5325320A (en) | Area efficient multiplier for use in an integrated circuit | |
| JPH0934688A (ja) | 遅延整合技術の利用によりクリティカル・パスを減少させた浮動小数点型掛け算器及びその演算方法 | |
| JPS6053329B2 (ja) | 加算装置 | |
| US5161119A (en) | Weighted-delay column adder and method of organizing same | |
| US5150322A (en) | Mixed-radix serial/parallel multipliers | |
| Knowles et al. | Bit-level systolic architectures for high performance IIR filtering | |
| US5235537A (en) | Digital processor for two's complement computations | |
| KR100308726B1 (ko) | 고속 산술 장치에서 올림수 예견가산기 스테이지의 수를 감소시키는 장치 및 방법 | |
| WO1986002474A1 (fr) | Multiplicateur cellulaire pipeline en serie a virgule flottante | |
| CA1311062C (fr) | Processeur pour calculs recursifs | |
| EP0517241A2 (fr) | Multiplieur-accumulateur entrelacé | |
| Bruguera et al. | Implementation of the FFT butterfly with redundant arithmetic | |
| Aggoun et al. | Bit-level pipelined digit-serial array processors | |
| Paliouras et al. | Novel high-radix residue number system multipliers and adders | |
| Harish et al. | Comparative performance analysis of Karatsuba Vedic multiplier with butterfly unit | |
| Ibrahim | Radix-2/sup n/multiplier structures: a structured design methodology | |
| EP0472519B1 (fr) | Processeur convenant pour des calculs recurrents | |
| GB2232796A (en) | Processor for recursive computations | |
| GB2269036A (en) | Recursive processor employing redundant number arithmetic | |
| US5457646A (en) | Partial carry-save pipeline multiplier | |
| McQuillan et al. | VLSI module for high-performance multiply, square root and divide | |
| Aggoun et al. | Bit-level pipelined digit-serial multiplier | |
| Singh et al. | High performance VLSI architecture for wave digital filtering |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKLA | Lapsed |