CA2002104A1 - Systeme de traitement vectoriel - Google Patents
Systeme de traitement vectorielInfo
- Publication number
- CA2002104A1 CA2002104A1 CA 2002104 CA2002104A CA2002104A1 CA 2002104 A1 CA2002104 A1 CA 2002104A1 CA 2002104 CA2002104 CA 2002104 CA 2002104 A CA2002104 A CA 2002104A CA 2002104 A1 CA2002104 A1 CA 2002104A1
- Authority
- CA
- Canada
- Prior art keywords
- vector
- elements
- vector processing
- data
- main storage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8053—Vector processors
- G06F15/8092—Array of vector units
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Complex Calculations (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63280997A JPH0769896B2 (ja) | 1988-11-07 | 1988-11-07 | ベクトル処理システム |
| JP63-280997 | 1988-11-07 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2002104A1 true CA2002104A1 (fr) | 1990-05-07 |
| CA2002104C CA2002104C (fr) | 1995-01-24 |
Family
ID=17632825
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002002104A Expired - Fee Related CA2002104C (fr) | 1988-11-07 | 1989-11-02 | Systeme de traitement vectoriel |
Country Status (4)
| Country | Link |
|---|---|
| EP (1) | EP0368587B1 (fr) |
| JP (1) | JPH0769896B2 (fr) |
| CA (1) | CA2002104C (fr) |
| DE (1) | DE68926430T2 (fr) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH06203057A (ja) * | 1992-09-28 | 1994-07-22 | Nec Corp | ベクトル演算処理装置とその並列制御方式と並列制御回路 |
| JP2000259610A (ja) * | 1999-03-04 | 2000-09-22 | Nec Kofu Ltd | ベクトルデータ処理装置およびマルチプロセッサ構成におけるベクトルデータ処理装置のメモリクリア方式 |
| US10996949B2 (en) * | 2019-05-10 | 2021-05-04 | International Business Machines Corporation | Address generation for high-performance vector processing |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3485635D1 (de) * | 1983-04-25 | 1992-05-14 | Cray Research Inc | Mehrprozessorsteuerung fuer vektorrechner. |
| US4706191A (en) * | 1985-07-31 | 1987-11-10 | Sperry Corporation | Local store for scientific vector processor |
| JPS62115571A (ja) * | 1985-11-15 | 1987-05-27 | Fujitsu Ltd | ベクトルアクセス制御方式 |
| JPH0628051B2 (ja) * | 1986-04-25 | 1994-04-13 | 株式会社日立製作所 | 記憶制御方式 |
| JPS63186343A (ja) * | 1987-01-28 | 1988-08-01 | Fujitsu Ltd | 記憶制御方式 |
-
1988
- 1988-11-07 JP JP63280997A patent/JPH0769896B2/ja not_active Expired - Lifetime
-
1989
- 1989-11-02 CA CA002002104A patent/CA2002104C/fr not_active Expired - Fee Related
- 1989-11-06 DE DE1989626430 patent/DE68926430T2/de not_active Expired - Fee Related
- 1989-11-06 EP EP19890311461 patent/EP0368587B1/fr not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| CA2002104C (fr) | 1995-01-24 |
| DE68926430T2 (de) | 1996-11-14 |
| EP0368587A2 (fr) | 1990-05-16 |
| EP0368587B1 (fr) | 1996-05-08 |
| EP0368587A3 (fr) | 1993-01-20 |
| JPH0769896B2 (ja) | 1995-07-31 |
| JPH02127768A (ja) | 1990-05-16 |
| DE68926430D1 (de) | 1996-06-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0498525B1 (fr) | Accès en mémoire séquentiel | |
| CA2022656A1 (fr) | Repertoire de pages actives de traduction pour memoire d'ordinateur | |
| JPS6472264A (en) | Route plan device | |
| EP0164880A3 (en) | A circuit for modifying data in a display memory | |
| WO1989006397A3 (fr) | Procede de preextraction de donnees sectorielles de la memoire dans un systeme de memoire conçu pour le traitement scalaire | |
| MY104380A (en) | Memory cartridge | |
| EP0284364A3 (fr) | Système d'ordinateur à haute vitesse | |
| EP1197871A3 (fr) | Dispositif de commande de bus | |
| JPS6432581A (en) | Digital video signal storage device | |
| CA2054459A1 (fr) | Appareil pour accroitre le nombre des registres disponibles dans un processeur d'ordinateur | |
| CA2002104A1 (fr) | Systeme de traitement vectoriel | |
| JPS643739A (en) | Information processor | |
| EP0381059A3 (fr) | Dispositif de commande arithmétique d'élément | |
| EP0360553A3 (fr) | Système à mémoire tampon | |
| CA2055784A1 (fr) | Controleur de memoire hierarchique | |
| JPS5613576A (en) | Memory access control system | |
| JPS54148328A (en) | Buffer memory control system | |
| EP0334479A3 (fr) | Dispositif pseudo-set-associatif d'antémémorisation | |
| EP0359192A3 (fr) | Processeurs à vecteur et commande de registres à vecteur | |
| CA2032746A1 (fr) | Dispositif de transformation d'adresses de page logiques en adresses reelles dans un systeme de traitement de donnees | |
| EP0173556A3 (fr) | Architecture hiérarchique pour déterminer l'antémémoire la moins récemment utilisée | |
| JPS6431238A (en) | System for controlling store buffer | |
| JPS6349772Y2 (fr) | ||
| EP0398191A3 (fr) | Mémoire fonctionnant en mode page, à mot quadruple, multiplexée et antémémoire | |
| JPS5591034A (en) | Fault detection system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKLA | Lapsed | ||
| MKLA | Lapsed |
Effective date: 20021104 |