CA2013109A1 - Appareil de traitement de donnees comprenant une memoire cache d'annulation de scalaire - Google Patents

Appareil de traitement de donnees comprenant une memoire cache d'annulation de scalaire

Info

Publication number
CA2013109A1
CA2013109A1 CA2013109A CA2013109A CA2013109A1 CA 2013109 A1 CA2013109 A1 CA 2013109A1 CA 2013109 A CA2013109 A CA 2013109A CA 2013109 A CA2013109 A CA 2013109A CA 2013109 A1 CA2013109 A1 CA 2013109A1
Authority
CA
Canada
Prior art keywords
instruction
store
unit
interval
issued
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2013109A
Other languages
English (en)
Other versions
CA2013109C (fr
Inventor
Yasuaki Kamiya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of CA2013109A1 publication Critical patent/CA2013109A1/fr
Application granted granted Critical
Publication of CA2013109C publication Critical patent/CA2013109C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors
    • G06F15/8061—Details on data memory access
    • G06F15/8069—Details on data memory access using a cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/3834—Maintaining memory consistency
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842—Speculative instruction execution

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Complex Calculations (AREA)
CA002013109A 1989-03-28 1990-03-27 Appareil de traitement de donnees comprenant une memoire cache d'annulation de scalaire Expired - Fee Related CA2013109C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP75834/89 1989-03-28
JP1075834A JPH0810451B2 (ja) 1989-03-28 1989-03-28 情報処理装置

Publications (2)

Publication Number Publication Date
CA2013109A1 true CA2013109A1 (fr) 1990-09-28
CA2013109C CA2013109C (fr) 1996-07-30

Family

ID=13587617

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002013109A Expired - Fee Related CA2013109C (fr) 1989-03-28 1990-03-27 Appareil de traitement de donnees comprenant une memoire cache d'annulation de scalaire

Country Status (5)

Country Link
US (1) US5247635A (fr)
EP (1) EP0396892B1 (fr)
JP (1) JPH0810451B2 (fr)
CA (1) CA2013109C (fr)
DE (1) DE69024994T2 (fr)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2622008B2 (ja) * 1990-03-08 1997-06-18 甲府日本電気株式会社 情報処理装置
US5418973A (en) * 1992-06-22 1995-05-23 Digital Equipment Corporation Digital computer system with cache controller coordinating both vector and scalar operations
JPH06168263A (ja) * 1992-11-30 1994-06-14 Fujitsu Ltd ベクトル処理装置
US5420991A (en) * 1994-01-04 1995-05-30 Intel Corporation Apparatus and method for maintaining processing consistency in a computer system having multiple processors
US5818511A (en) * 1994-05-27 1998-10-06 Bell Atlantic Full service network
US5608447A (en) * 1994-05-27 1997-03-04 Bell Atlantic Full service network
US5666506A (en) * 1994-10-24 1997-09-09 International Business Machines Corporation Apparatus to dynamically control the out-of-order execution of load/store instructions in a processor capable of dispatchng, issuing and executing multiple instructions in a single processor cycle
US5717895A (en) * 1994-12-01 1998-02-10 Cray Research, Inc. Associative scalar data cache with write-through capabilities for a vector processor
US5826102A (en) * 1994-12-22 1998-10-20 Bell Atlantic Network Services, Inc. Network arrangement for development delivery and presentation of multimedia applications using timelines to integrate multimedia objects and program objects
US5659793A (en) * 1994-12-22 1997-08-19 Bell Atlantic Video Services, Inc. Authoring tools for multimedia application development and network delivery
US5799165A (en) * 1996-01-26 1998-08-25 Advanced Micro Devices, Inc. Out-of-order processing that removes an issued operation from an execution pipeline upon determining that the operation would cause a lengthy pipeline delay
JP2000503425A (ja) * 1995-10-06 2000-03-21 アドバンスト・マイクロ・デバイシズ・インコーポレイテッド パイプライン処理の遅延を少なくするオペレーションバンプ処理を含むｏｕｔ−ｏｆ−ｏｒｄｅｒ処理
US5854914A (en) * 1996-02-13 1998-12-29 Intel Corporation Mechanism to improved execution of misaligned loads
JP3733842B2 (ja) * 2000-07-12 2006-01-11 日本電気株式会社 ベクトルスキャタ命令制御回路及びベクトル型情報処理装置
US7577816B2 (en) * 2003-08-18 2009-08-18 Cray Inc. Remote translation mechanism for a multinode system
US7743223B2 (en) * 2003-08-18 2010-06-22 Cray Inc. Decoupling of write address from its associated write data in a store to a shared memory in a multiprocessor system
US8307194B1 (en) 2003-08-18 2012-11-06 Cray Inc. Relaxed memory consistency model
US7543133B1 (en) 2003-08-18 2009-06-02 Cray Inc. Latency tolerant distributed shared memory multiprocessor computer
US7437521B1 (en) * 2003-08-18 2008-10-14 Cray Inc. Multistream processing memory-and barrier-synchronization method and apparatus
US7421565B1 (en) 2003-08-18 2008-09-02 Cray Inc. Method and apparatus for indirectly addressed vector load-add -store across multi-processors
US7519771B1 (en) 2003-08-18 2009-04-14 Cray Inc. System and method for processing memory instructions using a forced order queue
JP3988144B2 (ja) 2004-02-23 2007-10-10 日本電気株式会社 ベクトル処理装置、及び、追い越し制御回路
US7478769B1 (en) 2005-03-09 2009-01-20 Cray Inc. Method and apparatus for cooling electronic components
JP5206385B2 (ja) * 2008-12-12 2013-06-12 日本電気株式会社 バウンダリ実行制御システム、バウンダリ実行制御方法、及びバウンダリ実行制御プログラム

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1443777A (en) * 1973-07-19 1976-07-28 Int Computers Ltd Data processing apparatus
US4156906A (en) * 1977-11-22 1979-05-29 Honeywell Information Systems Inc. Buffer store including control apparatus which facilitates the concurrent processing of a plurality of commands
US4638431A (en) * 1984-09-17 1987-01-20 Nec Corporation Data processing system for vector processing having a cache invalidation control unit
US4722049A (en) * 1985-10-11 1988-01-26 Unisys Corporation Apparatus for out-of-order program execution
JPH0731669B2 (ja) * 1986-04-04 1995-04-10 株式会社日立製作所 ベクトル・プロセツサ
US5063497A (en) * 1987-07-01 1991-11-05 Digital Equipment Corporation Apparatus and method for recovering from missing page faults in vector data processing operations
JPS6462764A (en) * 1987-09-03 1989-03-09 Agency Ind Science Techn Vector computer
US5043886A (en) * 1988-09-16 1991-08-27 Digital Equipment Corporation Load/store with write-intent for write-back caches
US5123095A (en) * 1989-01-17 1992-06-16 Ergo Computing, Inc. Integrated scalar and vector processors with vector addressing by the scalar processor

Also Published As

Publication number Publication date
DE69024994D1 (de) 1996-03-07
US5247635A (en) 1993-09-21
DE69024994T2 (de) 1996-06-05
EP0396892A2 (fr) 1990-11-14
EP0396892B1 (fr) 1996-01-24
EP0396892A3 (fr) 1992-09-30
JPH02253470A (ja) 1990-10-12
CA2013109C (fr) 1996-07-30
JPH0810451B2 (ja) 1996-01-31

Similar Documents

Publication Publication Date Title
CA2013109A1 (fr) Appareil de traitement de donnees comprenant une memoire cache d'annulation de scalaire
CA2027226A1 (fr) Systeme de traitement d'informations
CA2022656A1 (fr) Repertoire de pages actives de traduction pour memoire d'ordinateur
AU5394390A (en) Processing of memory access exceptions with pre-fetched instructions within the instruction pipeline of a memory system based digital computer
CA2052766A1 (fr) Methodes et dispositif pour maintenir l'integrite d'une antememoire lors d'un transfert d'information entre une unite centrale et une rom mise en correspondance avec une ram
CA2289402A1 (fr) Methode et systeme d'execution efficace d'operations dans un systeme de traitement de donnees
CA2062172A1 (fr) Processeur capteur pour machine a haut rendement de traitement du courrier
CA2052559A1 (fr) Dispositif de traitement vectoriel a materiel reduit
CA2077297A1 (fr) Dispositif de traduction dynamique d'adresses pour systeme de traitement de donnees
JPS643739A (en) Information processor
JPS6467680A (en) Vector processor
TW324800B (en) Dual-directory virtual cache and control method thereof
CA2012318A1 (fr) Systeme microprocesseur a espace adresse elargi
CA2055784A1 (fr) Controleur de memoire hierarchique
EP0365281A3 (fr) Antémémoire permettant un accès rapide non aligné
CA2256222A1 (fr) Memoire auto-associative fifo avec et sans auto-epuration
EP0310446A3 (fr) Méthode de gestion d'une anténémoire
JPS6429933A (en) Store buffer controller for buffer storage system
EP1067459A3 (fr) Système de multitraitement symétrique à environnement unifié et fonctions de système répartis
CA2026225A1 (fr) Dispositif pour accelerer les operations en memoire dans un ordinateur a jeu d'instructions reduit
TW233354B (en) Data processor with memory cache and method of operation
EP0333231A3 (fr) Système micro-ordinateur pouvant accéder à une mémoire à vitesse élevée
JPS6431238A (en) System for controlling store buffer
WO1993004431A1 (fr) Systeme de commande de memoire tampon
CA2032746A1 (fr) Dispositif de transformation d'adresses de page logiques en adresses reelles dans un systeme de traitement de donnees

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed