CA2016255A1 - Circuit tampon elastique - Google Patents

Circuit tampon elastique

Info

Publication number
CA2016255A1
CA2016255A1 CA2016255A CA2016255A CA2016255A1 CA 2016255 A1 CA2016255 A1 CA 2016255A1 CA 2016255 A CA2016255 A CA 2016255A CA 2016255 A CA2016255 A CA 2016255A CA 2016255 A1 CA2016255 A1 CA 2016255A1
Authority
CA
Canada
Prior art keywords
clock signal
generating
clock
frequency
elastic buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2016255A
Other languages
English (en)
Other versions
CA2016255C (fr
Inventor
Atsuhiko Tokunaga
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of CA2016255A1 publication Critical patent/CA2016255A1/fr
Application granted granted Critical
Publication of CA2016255C publication Critical patent/CA2016255C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0626—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Radio Relay Systems (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Communication Control (AREA)
CA002016255A 1989-05-08 1990-05-08 Circuit tampon elastique Expired - Fee Related CA2016255C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP1115732A JP2566459B2 (ja) 1989-05-08 1989-05-08 エラスティックバッファ回路
JP115732/1989 1989-05-08

Publications (2)

Publication Number Publication Date
CA2016255A1 true CA2016255A1 (fr) 1990-11-09
CA2016255C CA2016255C (fr) 1994-07-26

Family

ID=14669725

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002016255A Expired - Fee Related CA2016255C (fr) 1989-05-08 1990-05-08 Circuit tampon elastique

Country Status (3)

Country Link
US (1) US5077761A (fr)
JP (1) JP2566459B2 (fr)
CA (1) CA2016255C (fr)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2669798B1 (fr) * 1990-11-23 1994-09-16 Lmt Radio Professionelle Dispositif pour la transmission d'informations synchrones par un reseau asynchrone, notamment un reseau atm.
JPH04286233A (ja) * 1991-03-14 1992-10-12 Nec Corp スタッフ同期回路
SE470502B (sv) * 1992-10-26 1994-06-06 Ericsson Telefon Ab L M Förfarande och anordning för att minimera en faslägesskillnad mellan två dataströmmar före omkoppling
US5602880A (en) * 1993-06-02 1997-02-11 Alcatel Network Systems Method and system for minimizing resynchronization delays in digital microwave radio systems
KR0177733B1 (ko) * 1994-08-26 1999-05-15 정장호 데이타 전송장치의 클럭동기 회로
US5640523A (en) * 1994-09-02 1997-06-17 Cypress Semiconductor Corporation Method and apparatus for a pulsed tri-state phase detector for reduced jitter clock recovery
US5757872A (en) * 1994-11-30 1998-05-26 Lucent Technologies Inc. Clock recovery circuit
US6298073B1 (en) * 1998-06-26 2001-10-02 Lefever Ronald Stanton Method using elastic buffering for equalizing transmission delays in a non-earth-synchronous multiple satellite data transmission system
WO2002100096A1 (fr) * 2001-06-05 2002-12-12 Lg Electronics Inc. Procede et dispositif d'emission/de reception sans fil
JP3798292B2 (ja) * 2001-10-31 2006-07-19 富士通株式会社 データ同期化回路及び通信インターフェース回路
US7123675B2 (en) * 2002-09-25 2006-10-17 Lucent Technologies Inc. Clock, data and time recovery using bit-resolved timing registers
US7372928B1 (en) 2002-11-15 2008-05-13 Cypress Semiconductor Corporation Method and system of cycle slip framing in a deserializer
US7154249B2 (en) * 2005-02-17 2006-12-26 Teleflex Canada Incorporated Energy discharge apparatus
US7685454B2 (en) * 2006-07-12 2010-03-23 Agere Systems Inc. Signal buffering and retiming circuit for multiple memories
US20150318982A1 (en) * 2014-05-05 2015-11-05 Andrew M. Kowalevicz Method and system for non-persistent communication
US9674804B2 (en) * 2014-12-29 2017-06-06 Hughes Network Systems, Llc Apparatus and method for synchronizing communication between systems with different clock rates

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1195899A (en) * 1967-11-21 1970-06-24 Mini Of Technology Improvements in or relating to Synchronising Arrangements in Digital Communications Systems.
US3809820A (en) * 1973-04-03 1974-05-07 Us Navy Multi-channel asynchronous to synchronous converter
US4270183A (en) * 1977-02-11 1981-05-26 Lockheed Aircraft Corp. Data dejittering apparatus
US4596026A (en) * 1983-05-09 1986-06-17 Raytheon Company Asynchronous data clock generator
US4757521A (en) * 1984-05-17 1988-07-12 Tie/Communications, Inc. Synchronization method and apparatus for a telephone switching system
US4718074A (en) * 1986-03-25 1988-01-05 Sotas, Inc. Dejitterizer method and apparatus
US4791488A (en) * 1987-08-12 1988-12-13 Rca Licensing Corporation Line-locked clock signal generation system
US4885758A (en) * 1988-06-06 1989-12-05 Hayes Microcomputer Products, Inc. Speed correction and stop bit control circuit for data communications device

Also Published As

Publication number Publication date
JPH02294123A (ja) 1990-12-05
US5077761A (en) 1991-12-31
CA2016255C (fr) 1994-07-26
JP2566459B2 (ja) 1996-12-25

Similar Documents

Publication Publication Date Title
CA2016255A1 (fr) Circuit tampon elastique
CA2001775C (fr) Systeme telephonique mobile a commande intermittente des elements de reception en situation d'attente
CA2142844C (fr) Appareil et methode de synchronisation de stations de base dans un systeme de communication
US7149856B2 (en) Method and apparatus for adjusting the performance of a synchronous memory system
CA2050901A1 (fr) Synthetisation de frequence a controleur d'interface et a memoire tampon
CA2208460A1 (fr) Systeme radio bidirectionnel a synchronisation de frequence
CA2152180A1 (fr) Procede et circuit de synchronisation a boucle a phase asservie
CA2130871A1 (fr) Circuit a boucle a asservissement de phase a mode de retenue
CA2025164A1 (fr) Systeme adaptatif a boucle a phase asservie
CA2072792A1 (fr) Emetteur-recepteur radio et methode de commande de frequence connexe
EP0102662A3 (fr) Synchronisation simultanée de porteuse et d'horloge sans boucle d'accrochage de phase
CA2138106A1 (fr) Emetteur-recepteur de signaux numeriques rapide a technologie cmos
EP0370797A3 (fr) Récepteur radio
WO1999022456A3 (fr) Installation et procede de radiocommunication
EP0360691A3 (fr) Appareil de réception d'un signal numérique
US4942590A (en) Optimum clock generator in data communication
CA2122735A1 (fr) Methode de production d'une frequence de decalage par division de la frequence d'un oscillateur pour mode d'emission
US5321727A (en) Signal phasing arrangement in a system for doubling the digital channel
HK87885A (en) Improvements in or relating to electronic timepieces
WO1994026041A3 (fr) Boucle a verrouillage de phase a mode de fonctionnement de repos pendant la suppression de trame
CA2064315A1 (fr) Recepteur d'appels selectif
DE3468801D1 (en) Receiving circuit for a wave modulated at one time in frequency by an analogue signal, at another time in phase by a digital signal
EP0334239A3 (fr) Circuit pour l'obtention précise de l'information d'horloge d'un signal reçu
TW367655B (en) Symbol timing recovery circuit for a base band communication system having a plurality of channels
JPS5686582A (en) Quantizing system at reception side for video information transmitter

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed