CA2018503A1 - Memoire vive de lecture-ecriture a pre-extraction des donnees - Google Patents

Memoire vive de lecture-ecriture a pre-extraction des donnees

Info

Publication number
CA2018503A1
CA2018503A1 CA2018503A CA2018503A CA2018503A1 CA 2018503 A1 CA2018503 A1 CA 2018503A1 CA 2018503 A CA2018503 A CA 2018503A CA 2018503 A CA2018503 A CA 2018503A CA 2018503 A1 CA2018503 A1 CA 2018503A1
Authority
CA
Canada
Prior art keywords
memory
address
data
microprocessor
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2018503A
Other languages
English (en)
Other versions
CA2018503C (fr
Inventor
Saad Aziz Jamoua
Stephen Wayne Hoffman
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ford Motor Company of Canada Ltd
Original Assignee
Ford Motor Company of Canada Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ford Motor Company of Canada Ltd filed Critical Ford Motor Company of Canada Ltd
Publication of CA2018503A1 publication Critical patent/CA2018503A1/fr
Application granted granted Critical
Publication of CA2018503C publication Critical patent/CA2018503C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
CA002018503A 1989-08-09 1990-06-07 Memoire vive de lecture-ecriture a pre-extraction des donnees Expired - Fee Related CA2018503C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/390,952 US4967398A (en) 1989-08-09 1989-08-09 Read/write random access memory with data prefetch
US390,952 1989-08-09

Publications (2)

Publication Number Publication Date
CA2018503A1 true CA2018503A1 (fr) 1991-02-09
CA2018503C CA2018503C (fr) 1997-12-09

Family

ID=23544622

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002018503A Expired - Fee Related CA2018503C (fr) 1989-08-09 1990-06-07 Memoire vive de lecture-ecriture a pre-extraction des donnees

Country Status (5)

Country Link
US (1) US4967398A (fr)
EP (1) EP0412666B1 (fr)
JP (1) JPH03129548A (fr)
CA (1) CA2018503C (fr)
DE (1) DE69021461T2 (fr)

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5155812A (en) * 1989-05-04 1992-10-13 Texas Instruments Incorporated Devices and method for generating and using systems, software waitstates on address boundaries in data processing
US5247649A (en) * 1988-05-06 1993-09-21 Hitachi, Ltd. Multi-processor system having a multi-port cache memory
US6253307B1 (en) 1989-05-04 2001-06-26 Texas Instruments Incorporated Data processing device with mask and status bits for selecting a set of status conditions
DE69023395T2 (de) * 1989-06-14 1996-05-15 Matsushita Electric Ind Co Ltd Arbitrierungsschaltung.
US5105387A (en) * 1989-10-13 1992-04-14 Texas Instruments Incorporated Three transistor dual port dynamic random access memory gain cell
US5115411A (en) * 1990-06-06 1992-05-19 Ncr Corporation Dual port memory system
JP2719852B2 (ja) * 1991-03-07 1998-02-25 三菱電機株式会社 半導体記憶装置およびそれからのデータ読出方法
JP2673390B2 (ja) * 1991-03-13 1997-11-05 三菱電機株式会社 マルチポートメモリ
US5130769A (en) * 1991-05-16 1992-07-14 Motorola, Inc. Nonvolatile memory cell
US5267199A (en) * 1991-06-28 1993-11-30 Digital Equipment Corporation Apparatus for simultaneous write access to a single bit memory
US5392412A (en) * 1991-10-03 1995-02-21 Standard Microsystems Corporation Data communication controller for use with a single-port data packet buffer
US5375250A (en) * 1992-07-13 1994-12-20 Van Den Heuvel; Raymond C. Method of intelligent computing and neural-like processing of time and space functions
DE69316559T2 (de) * 1992-12-03 1998-09-10 Advanced Micro Devices Inc Servoregelkreissteuerung
US5430676A (en) * 1993-06-02 1995-07-04 Rambus, Inc. Dynamic random access memory system
GB9315753D0 (en) * 1993-07-30 1993-09-15 Communicate Ltd Digital communication unit monitoring
US5375089A (en) * 1993-10-05 1994-12-20 Advanced Micro Devices, Inc. Plural port memory system utilizing a memory having a read port and a write port
US5398211A (en) * 1993-10-14 1995-03-14 Integrated Device Technology, Inc. Structure and method for providing prioritized arbitration in a dual port memory
FR2719683B1 (fr) * 1994-05-05 1996-07-12 Renault Procédé pour augmenter les capacités d'un calculateur embarqué sur un véhicule automobile.
US5896292A (en) * 1995-06-05 1999-04-20 Canon Kabushiki Kaisha Automated system for production facility
WO1999019875A2 (fr) * 1997-10-10 1999-04-22 Rambus Incorporated Systeme et procede pour effectuer des operations pipeline en memoire
DE69910172T2 (de) * 1998-09-25 2004-05-19 Koninklijke Philips Electronics N.V. Schaltkreis mit pseudo-mehrport-speicher
US6141710A (en) * 1998-12-15 2000-10-31 Daimlerchrysler Corporation Interfacing vehicle data bus to intelligent transportation system (ITS) data bus via a gateway module
US7120761B2 (en) * 2000-12-20 2006-10-10 Fujitsu Limited Multi-port memory based on DRAM core
KR100432218B1 (ko) * 2001-07-28 2004-05-22 삼성전자주식회사 데이타 액세스 타이밍을 조정하는 듀얼 포트 메모리콘트롤러
KR100441606B1 (ko) * 2001-10-05 2004-07-23 삼성전자주식회사 복수의 모듈들간의 데이터 송수신 시스템 및 송수신제어방법
US6717834B2 (en) * 2002-03-26 2004-04-06 Intel Corporation Dual bus memory controller
KR100474704B1 (ko) * 2002-04-29 2005-03-08 삼성전자주식회사 데이터의 버스트 동시쓰기가 가능한 프로세서 이중화 장치
US6920510B2 (en) * 2002-06-05 2005-07-19 Lsi Logic Corporation Time sharing a single port memory among a plurality of ports
US7421559B1 (en) * 2003-12-18 2008-09-02 Cypress Semiconductor Corporation Apparatus and method for a synchronous multi-port memory
JP2006072935A (ja) * 2004-09-06 2006-03-16 Fujitsu Ltd 半導体装置及びデータ書き込み制御方法
KR100688537B1 (ko) * 2005-03-16 2007-03-02 삼성전자주식회사 다수개의 프로세서들에 억세스 가능한 메모리 장치를 갖는시스템
KR101153712B1 (ko) * 2005-09-27 2012-07-03 삼성전자주식회사 멀티-포트 ｓｄｒａｍ 엑세스 제어장치와 제어방법
US7962698B1 (en) 2005-10-03 2011-06-14 Cypress Semiconductor Corporation Deterministic collision detection
JP4419943B2 (ja) * 2005-11-11 2010-02-24 株式会社デンソー Ｃｐｕ間データ転送装置
KR100735612B1 (ko) * 2005-12-22 2007-07-04 삼성전자주식회사 멀티패쓰 억세스블 반도체 메모리 장치
KR100655081B1 (ko) * 2005-12-22 2006-12-08 삼성전자주식회사 가변적 액세스 경로를 가지는 멀티 포트 반도체 메모리장치 및 그에 따른 방법
KR100788980B1 (ko) * 2006-02-03 2007-12-27 엠텍비젼 주식회사 휴대형 장치 및 공유 메모리의 저전력 모드 제어 방법
KR100745374B1 (ko) * 2006-02-21 2007-08-02 삼성전자주식회사 멀티포트 반도체 메모리 장치 및 그에 따른 신호 입출력방법
CN110825312B (zh) * 2018-08-10 2023-06-23 昆仑芯(北京)科技有限公司 数据处理装置、人工智能芯片及电子设备

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4541076A (en) * 1982-05-13 1985-09-10 Storage Technology Corporation Dual port CMOS random access memory
US4616310A (en) * 1983-05-20 1986-10-07 International Business Machines Corporation Communicating random access memory
US4610004A (en) * 1984-10-10 1986-09-02 Advanced Micro Devices, Inc. Expandable four-port register file
US4623990A (en) * 1984-10-31 1986-11-18 Advanced Micro Devices, Inc. Dual-port read/write RAM with single array
US4660177A (en) * 1985-01-14 1987-04-21 American Telephone And Telegraph Company Dual port complementary memory
US4627030A (en) * 1985-02-04 1986-12-02 At&T Bell Laboratories Dual port memory word size expansion technique
US4685088A (en) * 1985-04-15 1987-08-04 International Business Machines Corporation High performance memory system utilizing pipelining techniques
EP0272869B1 (fr) * 1986-12-19 1993-07-14 Fujitsu Limited Dispositif de mémoire à semi-conducteurs à double accès effectuant une opération de lecture à haute vitesse

Also Published As

Publication number Publication date
EP0412666B1 (fr) 1995-08-09
US4967398A (en) 1990-10-30
DE69021461T2 (de) 1996-01-25
EP0412666A2 (fr) 1991-02-13
EP0412666A3 (en) 1992-12-23
DE69021461D1 (de) 1995-09-14
JPH03129548A (ja) 1991-06-03
CA2018503C (fr) 1997-12-09

Similar Documents

Publication Publication Date Title
CA2018503A1 (fr) Memoire vive de lecture-ecriture a pre-extraction des donnees
CA2245106A1 (fr) Methode et systeme utilisant des acces simultanes a debit variable pour effectuer un controle d'entree-sortie dans un systeme multiprocesseur
US4985871A (en) Memory controller for using reserved dram addresses for expanded memory space
US6298424B1 (en) Computer system including priorities for memory operations and allowing a higher priority memory operation to interrupt a lower priority memory operation
KR950033837A (ko) 컴퓨터 시스템과 정보 전송 방법
US5161218A (en) Memory controller for using reserved DRAM addresses for EMS
US20060245281A1 (en) Memory controller and data processing system
CA2285760A1 (fr) Methode de lecture anticipee de donnees structurees
EP0518488A1 (fr) Interface de bus et système de traitement
WO2003098392A3 (fr) Sequenceur dram a remaniement d'ordre
KR970029103A (ko) 데이터 처리 시스템 및 데이터 처리 방법
SE9101325D0 (sv) Foerfarande foer att oeka databehandlingshastigheten i datasystem
CA2079623A1 (fr) Methode et dispositif pour permettre a deux utilisateurs d'avoir acces de facon transparente a une memoire a port unique
EP1029280A1 (fr) Fonctionnement d'une memoire cache
MY104738A (en) Control of pipeland operation in a microcomputer system employing dynamic bus sizing with 80386 processor and 82385 cache controller.
CA2057389A1 (fr) Antememoire historique predictive
EP0915424A3 (fr) Antémémoire avec une instruction de mise à jour
KR940007690A (ko) 동기형 다이나믹 메모리를 사용한 프로세서 시스템
EP0275157A3 (fr) Système commandé par accès direct à mémoire
EP0331407A3 (fr) Carte à circuit intégré
EP0611026A1 (fr) Antémémoire de données à double porte
EP0889412A3 (fr) Dispositif de traitement de données d'écriture fractionnées pour des unités de commande de mémoire
KR930700907A (ko) 스톨캐쉬를 제공하기 위한 장치 및 방법
EP0343989A3 (fr) Système de traitement de données avec écriture en antémémoire retardée
US5644747A (en) Page mode access memory controller including plural address latches and a comparator

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed