CA2019373A1 - Structure d'interruption pour circuit d'interface de reseau - Google Patents

Structure d'interruption pour circuit d'interface de reseau

Info

Publication number
CA2019373A1
CA2019373A1 CA2019373A CA2019373A CA2019373A1 CA 2019373 A1 CA2019373 A1 CA 2019373A1 CA 2019373 A CA2019373 A CA 2019373A CA 2019373 A CA2019373 A CA 2019373A CA 2019373 A1 CA2019373 A1 CA 2019373A1
Authority
CA
Canada
Prior art keywords
interface circuit
interrupt
network interface
shared memory
flags
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2019373A
Other languages
English (en)
Other versions
CA2019373C (fr
Inventor
Shawn L. Adams
Jonathan R. Engdahl
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Allen Bradley Co LLC
Original Assignee
Allen Bradley Co LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Allen Bradley Co LLC filed Critical Allen Bradley Co LLC
Publication of CA2019373A1 publication Critical patent/CA2019373A1/fr
Application granted granted Critical
Publication of CA2019373C publication Critical patent/CA2019373C/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Computer And Data Communications (AREA)
  • Small-Scale Networks (AREA)
  • Multi Processors (AREA)
CA002019373A 1989-07-25 1990-06-20 Structure d'interruption pour circuit d'interface de reseau Expired - Lifetime CA2019373C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US384,614 1982-06-03
US07/384,614 US5283869A (en) 1989-07-25 1989-07-25 Interrupt structure for network interface circuit

Publications (2)

Publication Number Publication Date
CA2019373A1 true CA2019373A1 (fr) 1991-01-25
CA2019373C CA2019373C (fr) 2000-10-10

Family

ID=23518028

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002019373A Expired - Lifetime CA2019373C (fr) 1989-07-25 1990-06-20 Structure d'interruption pour circuit d'interface de reseau

Country Status (4)

Country Link
US (1) US5283869A (fr)
JP (1) JPH0364231A (fr)
CA (1) CA2019373C (fr)
DE (1) DE4023471C2 (fr)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5301303A (en) * 1990-04-23 1994-04-05 Chipcom Corporation Communication system concentrator configurable to different access methods
US5613128A (en) * 1990-12-21 1997-03-18 Intel Corporation Programmable multi-processor interrupt controller system with a processor integrated local interrupt controller
US5414814A (en) * 1992-05-08 1995-05-09 The United States Of America As Represented By The Secretary Of The Navy I/O interface between VME bus and asynchronous serial data computer
US6029199A (en) * 1992-10-23 2000-02-22 International Business Machines Corporation Computing system having a system supervisor and a collection of computing subunits each of which has a subunit supervisor
DE4341886A1 (de) * 1992-12-16 1994-06-23 Rolm Co HDLC-Hardwaremaschine und Speicherschnittstelle
US5504837A (en) * 1993-05-10 1996-04-02 Bell Communications Research, Inc. Method for resolving conflicts among distributed entities through the generation of counter proposals by transversing a goal hierarchy with acceptable, unacceptable, and indeterminate nodes
GB2298503B (en) * 1993-12-16 1998-08-12 Intel Corp Multiple programmable interrupt controllers in a computer system
US5455954A (en) * 1993-12-22 1995-10-03 Adaptec, Inc. Host interrupt signal generation circuit for controlling an auto read operation in a disk drive controller
US5634081A (en) * 1994-03-01 1997-05-27 Adaptec, Inc. System for starting and completing a data transfer for a subsequently received autotransfer command after receiving a first SCSI data transfer command that is not autotransfer
JPH07262152A (ja) * 1994-03-24 1995-10-13 Hitachi Ltd コンピュータシステム
US5896292A (en) * 1995-06-05 1999-04-20 Canon Kabushiki Kaisha Automated system for production facility
US5949762A (en) * 1996-01-24 1999-09-07 Telebit Corporation Apparatus and method for processing multiple telephone calls
KR100216451B1 (ko) * 1996-05-13 1999-08-16 윤종용 프로세서 통신시스템에서 다수의 하위데이타들을 전송하는 장치 및 방법
US5761428A (en) * 1996-07-05 1998-06-02 Ncr Corporation Method and aparatus for providing agent capability independent from a network node
US6145007A (en) * 1997-11-14 2000-11-07 Cirrus Logic, Inc. Interprocessor communication circuitry and methods
KR100257712B1 (ko) * 1997-12-31 2000-06-01 서평원 인터넷을 이용한 프로세스 간의 정보교환 장치
US7007099B1 (en) * 1999-05-03 2006-02-28 Lucent Technologies Inc. High speed multi-port serial-to-PCI bus interface
US7734744B1 (en) * 1999-11-09 2010-06-08 Cisco Technology, Inc. System for communicating management information and method of operation
US6799317B1 (en) * 2000-06-27 2004-09-28 International Business Machines Corporation Interrupt mechanism for shared memory message passing
KR20040008124A (ko) * 2001-01-31 2004-01-28 인터내셔널 비지네스 머신즈 코포레이션 제어 정보 제공 방법 및 통신 스위치 및 이를 포함하는호스트 컴퓨터 시스템
USD490803S1 (en) 2001-04-19 2004-06-01 Nortel Networks Limited Communications cabinet
US7310766B2 (en) * 2004-10-07 2007-12-18 International Business Machines Corporation End-to-end data integrity protection for PCI-Express based input/output adapter
US7721160B2 (en) * 2006-09-11 2010-05-18 Advanced Micro Devices, Inc. System for protecting data during high-speed bidirectional communication between a master device and a slave device
US9043363B2 (en) * 2011-06-03 2015-05-26 Oracle International Corporation System and method for performing memory management using hardware transactions
US8693490B1 (en) * 2012-12-20 2014-04-08 Unbound Networks, Inc. Parallel processing using multi-core processor
CN112198820B (zh) * 2020-09-27 2021-11-12 中国第一汽车股份有限公司 一种中断服务实现方法、装置、设备及存储介质

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4228495A (en) * 1978-12-19 1980-10-14 Allen-Bradley Company Multiprocessor numerical control system
US4527250A (en) * 1980-09-11 1985-07-02 Allen-Bradley Company Video computer terminal with detachable intelligent keyboard module
US4442504A (en) * 1981-03-09 1984-04-10 Allen-Bradley Company Modular programmable controller
US4443865A (en) * 1981-10-26 1984-04-17 Allen-Bradley Co. Processor module for a programmable controller
US4604500A (en) * 1981-12-02 1986-08-05 At&T Bell Laboratories Multiprocessing interrupt arrangement
US4504927A (en) * 1982-09-08 1985-03-12 Allen-Bradley Company Programmable controller with expandable I/O interface circuitry
US4831582A (en) * 1986-11-07 1989-05-16 Allen-Bradley Company, Inc. Database access machine for factory automation network
US4809269A (en) * 1987-04-02 1989-02-28 Advanced Micro Devices, Inc. Dual-port timing controller
JP2834122B2 (ja) * 1987-07-08 1998-12-09 株式会社日立製作所 制御装置
US4937777A (en) * 1987-10-07 1990-06-26 Allen-Bradley Company, Inc. Programmable controller with multiple task processors

Also Published As

Publication number Publication date
DE4023471A1 (de) 1991-01-31
CA2019373C (fr) 2000-10-10
US5283869A (en) 1994-02-01
JPH0364231A (ja) 1991-03-19
DE4023471C2 (de) 2003-04-17

Similar Documents

Publication Publication Date Title
CA2019373A1 (fr) Structure d'interruption pour circuit d'interface de reseau
CA2017458A1 (fr) Circuit d'interface intelligent pour reseau
CA2090691A1 (fr) Interface de mappage pour controleurs logiques programmables industriels
CA2025711A1 (fr) Appareil et methode de transmission asynchrone de commandes par interface pipeline
JPS6450150A (en) Fault tolerant digital data processor with improved input/output controller
TW428407B (en) Interconnection of local communication bus systems
EP0022170A3 (en) Method of attaining communication of data packets on a local shared bus network and local shared bus network
AU2229883A (en) Security system with multiprogrammed controller
CA2219333A1 (fr) Reseau de communication de donnees avec une procedure d'interrogation a haute efficacite
AU1573488A (en) Virtual computer session management link
EP0105688A3 (fr) Processeur de support de lignes pour système de transfert de données
CA2021832A1 (fr) Dispositif et methode pour accroitre l'efficacite des communications entre un processeur hote et des peripheriques relies par un bus scsi
EP0083002A3 (fr) Système d'interruption pour unité de commande périphérique
CA2084039A1 (fr) Systeme de controle de traitement de donnees en parallele
GB2237907B (en) Information handling method and system
AU579345B2 (en) A telecommunication system
EP0301695A3 (fr) Système de traitement de données
EP0344999A3 (fr) Système de transmission de données
EP0201065A3 (fr) Machine virtuelle unique à boucle logique, avec des interruptions physiques et des conditions d'exceptions de processeur du type message
EP0133117A3 (fr) Réseau local à fontionnement indépendant
HK33286A (en) Data processing arrangements
JPS57201953A (en) Information transmitting method of multiple cpu system
JP2784391B2 (ja) 時間管理システムの時刻設定方法
Snow A user protocol for a fiber-optic high-speed serial data bus
JPS6450694A (en) Managing system for call connected state in exchange system

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed
MKEC Expiry (correction)

Effective date: 20121202