CA2019585A1 - Circuit d'interface pour la transmission de donnees entre un systeme microprocesseur et un systeme a multiplexage temporel - Google Patents

Circuit d'interface pour la transmission de donnees entre un systeme microprocesseur et un systeme a multiplexage temporel

Info

Publication number
CA2019585A1
CA2019585A1 CA2019585A CA2019585A CA2019585A1 CA 2019585 A1 CA2019585 A1 CA 2019585A1 CA 2019585 A CA2019585 A CA 2019585A CA 2019585 A CA2019585 A CA 2019585A CA 2019585 A1 CA2019585 A1 CA 2019585A1
Authority
CA
Canada
Prior art keywords
microprocessor
time
data
division
transfer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2019585A
Other languages
English (en)
Other versions
CA2019585C (fr
Inventor
Han Kem
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AG Communication Systems Corp
Original Assignee
AG Communication Systems Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AG Communication Systems Corp filed Critical AG Communication Systems Corp
Publication of CA2019585A1 publication Critical patent/CA2019585A1/fr
Application granted granted Critical
Publication of CA2019585C publication Critical patent/CA2019585C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/376—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a contention resolving method, e.g. collision detection, collision avoidance
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/40—Network security protocols

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Information Transfer Systems (AREA)
CA002019585A 1989-06-22 1990-06-21 Circuit d'interface pour la transmission de donnees entre un systeme microprocesseur et un systeme a multiplexage temporel Expired - Fee Related CA2019585C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US369,885 1989-06-22
US07/369,885 US5023870A (en) 1989-06-22 1989-06-22 Interface circuit for data transmission between a microprocessor system and a time-division-multiplexed system

Publications (2)

Publication Number Publication Date
CA2019585A1 true CA2019585A1 (fr) 1990-12-22
CA2019585C CA2019585C (fr) 1996-12-17

Family

ID=23457322

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002019585A Expired - Fee Related CA2019585C (fr) 1989-06-22 1990-06-21 Circuit d'interface pour la transmission de donnees entre un systeme microprocesseur et un systeme a multiplexage temporel

Country Status (2)

Country Link
US (1) US5023870A (fr)
CA (1) CA2019585C (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6202108B1 (en) * 1997-03-13 2001-03-13 Bull S.A. Process and system for initializing a serial link between two integrated circuits comprising a parallel-serial port using two clocks with different frequencies

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6477339A (en) * 1987-09-18 1989-03-23 Nec Corp Collision detecting type lan terminal interface module

Also Published As

Publication number Publication date
US5023870A (en) 1991-06-11
CA2019585C (fr) 1996-12-17

Similar Documents

Publication Publication Date Title
EP0352081A3 (fr) Protocole efficient pour communication entre dispositifs asynchrones
AU3249389A (en) Delayed release antifoam additives
AU6774290A (en) Compression release retarding system
GB9626902D0 (en) Digital delay locked loop circuit using synchronous delay line
CA2090740A1 (fr) Dispositif de synchronisation pour station de base de systeme de communication
AU584575B2 (en) Bimetal actuated lock
AU5984586A (en) Phase-locked clock regeneration circuit for digital transmission systems
EP0238747A3 (en) Low jitter digital delay generator
AU7529087A (en) Integrated circuit clock bus system
AU556574B2 (en) Timing synchronizing circuit
AU7110587A (en) Synchronization detection circuit
AU618160B2 (en) Data delay circuit and clock extraction circuit using the same
EP0419161A3 (en) Clock jitter suppressing circuit
CA2019585A1 (fr) Circuit d'interface pour la transmission de donnees entre un systeme microprocesseur et un systeme a multiplexage temporel
KR960006642B1 (en) Delay circuit
CA2019586A1 (fr) Circuit d'interface pour la transmission de donnees entre un systeme microprocesseur et un systeme a multiplexage temporel
AU567181B2 (en) Interfacing cam and toggle lockup
NZ223185A (en) Alpha-methylenearyl (heteroaryl) ketones
AU589783B2 (en) Phase-locked loop circuit
JPS53148937A (en) Data transfer system
SU1651285A1 (ru) Многоканальное устройство приоритета
JPS6436147A (en) Phase synchronizing circuit for communication system
JPS6459449A (en) Asynchronous signal synchronizing circuit
EP0847139A3 (fr) Circuit d'ajustment d'une différence de phase et ajusteur de phase
FI871767A7 (fi) Korrigeringskrets foer synkroniseringsimpuls foer television.

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed