CA2040659C - Dispositif de traitement de signaux numeriques - Google Patents

Dispositif de traitement de signaux numeriques

Info

Publication number
CA2040659C
CA2040659C CA002040659A CA2040659A CA2040659C CA 2040659 C CA2040659 C CA 2040659C CA 002040659 A CA002040659 A CA 002040659A CA 2040659 A CA2040659 A CA 2040659A CA 2040659 C CA2040659 C CA 2040659C
Authority
CA
Canada
Prior art keywords
data
bus
processor element
address
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA002040659A
Other languages
English (en)
Other versions
CA2040659A1 (fr
Inventor
Keping Chen
Christer Martinus Svensson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to EP19910303836 priority Critical patent/EP0463721A3/en
Priority to JP3099138A priority patent/JPH0689271A/ja
Publication of CA2040659A1 publication Critical patent/CA2040659A1/fr
Application granted granted Critical
Publication of CA2040659C publication Critical patent/CA2040659C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8015—One dimensional arrays, e.g. rings, linear arrays, buses
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Image Processing (AREA)
CA002040659A 1990-04-30 1991-04-17 Dispositif de traitement de signaux numeriques Expired - Fee Related CA2040659C (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP19910303836 EP0463721A3 (en) 1990-04-30 1991-04-26 Digital signal processing device
JP3099138A JPH0689271A (ja) 1990-04-30 1991-04-30 デジタル信号処理装置

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE9001556A SE466074B (sv) 1990-04-30 1990-04-30 Digital signalbehandlingsanordning med processorelement som innefattar en enbitsbuss
CH9001556-1 1990-04-30

Publications (2)

Publication Number Publication Date
CA2040659A1 CA2040659A1 (fr) 1991-10-31
CA2040659C true CA2040659C (fr) 1996-05-07

Family

ID=20379345

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002040659A Expired - Fee Related CA2040659C (fr) 1990-04-30 1991-04-17 Dispositif de traitement de signaux numeriques

Country Status (2)

Country Link
CA (1) CA2040659C (fr)
SE (1) SE466074B (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE9402551L (sv) * 1994-07-22 1995-10-30 Integrated Vision Prod Anordning vid en bildbehandlingsprocessor
CN109298886A (zh) * 2017-07-25 2019-02-01 合肥君正科技有限公司 Simd指令执行方法、装置及处理器

Also Published As

Publication number Publication date
SE9001556L (sv) 1991-10-31
CA2040659A1 (fr) 1991-10-31
SE466074B (sv) 1991-12-09
SE9001556D0 (sv) 1990-04-30

Similar Documents

Publication Publication Date Title
EP0463721A2 (fr) Processeur de traitement de signaux numériques
US7272691B2 (en) Interconnect switch assembly with input and output ports switch coupling to processor or memory pair and to neighbor ports coupling to adjacent pairs switch assemblies
US4498134A (en) Segregator functional plane for use in a modular array processor
KR100373222B1 (ko) 반도체집적회로
US6122719A (en) Method and apparatus for retiming in a network of multiple context processing elements
US6751722B2 (en) Local control of multiple context processing elements with configuration contexts
US5546343A (en) Method and apparatus for a single instruction operating multiple processors on a memory chip
US4380046A (en) Massively parallel processor computer
US6108760A (en) Method and apparatus for position independent reconfiguration in a network of multiple context processing elements
EP0085520B1 (fr) Architecture de réseau de processeurs utilisant des processeurs élémentaires modulaires
US7185174B2 (en) Switch complex selectively coupling input and output of a node in two-dimensional array to four ports and using four switches coupling among ports
US6073185A (en) Parallel data processor
US20220179823A1 (en) Reconfigurable reduced instruction set computer processor architecture with fractured cores
CA2994188C (fr) Puce auto-adaptative et procede de configuration
US4524428A (en) Modular input-programmable logic circuits for use in a modular array processor
EP0728337B1 (fr) Processeur parallele de donnees
JP2001250113A (ja) 信号処理デバイス及び画像信号処理システム
US7568084B2 (en) Semiconductor integrated circuit including multiple basic cells formed in arrays
US4543642A (en) Data Exchange Subsystem for use in a modular array processor
US20040187088A1 (en) Configurable electronic device with mixed granularity
Cantoni et al. PAPIA: Pyramidal architecture for parallel image analysis
CA2040659C (fr) Dispositif de traitement de signaux numeriques
US7571198B2 (en) Dynamically reconfigurable processor and processor control program for controlling the same
CaoHuu et al. SMESH: an IO-computation balanced architecture for parallel implementations of convolution and morphological filters in real time
HK1025640A (en) Parallel data processor

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed