CA2042684A1 - Appareil de traitement d'informations - Google Patents

Appareil de traitement d'informations

Info

Publication number
CA2042684A1
CA2042684A1 CA2042684A CA2042684A CA2042684A1 CA 2042684 A1 CA2042684 A1 CA 2042684A1 CA 2042684 A CA2042684 A CA 2042684A CA 2042684 A CA2042684 A CA 2042684A CA 2042684 A1 CA2042684 A1 CA 2042684A1
Authority
CA
Canada
Prior art keywords
address conversion
unit
address
processors
conversion table
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2042684A
Other languages
English (en)
Other versions
CA2042684C (fr
Inventor
Yoshifumi Fujiwara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of CA2042684A1 publication Critical patent/CA2042684A1/fr
Application granted granted Critical
Publication of CA2042684C publication Critical patent/CA2042684C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/0284—Multiple user address space allocation, e.g. using different base addresses
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
    • G06F11/0724—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU] in a multiprocessor or a multi-core unit
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0793—Remedial or corrective actions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
  • Hardware Redundancy (AREA)
CA002042684A 1990-05-18 1991-05-15 Appareil de traitement d'informations Expired - Fee Related CA2042684C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2129560A JP2570466B2 (ja) 1990-05-18 1990-05-18 情報処理装置
JP129560/90 1990-05-18

Publications (2)

Publication Number Publication Date
CA2042684A1 true CA2042684A1 (fr) 1991-11-19
CA2042684C CA2042684C (fr) 1998-08-11

Family

ID=15012516

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002042684A Expired - Fee Related CA2042684C (fr) 1990-05-18 1991-05-15 Appareil de traitement d'informations

Country Status (6)

Country Link
US (1) US5440728A (fr)
EP (1) EP0457345B1 (fr)
JP (1) JP2570466B2 (fr)
AU (1) AU637229B2 (fr)
CA (1) CA2042684C (fr)
DE (1) DE69130514T2 (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5279439A (en) * 1992-04-27 1994-01-18 Toyoda Gosei Co., Ltd. Fuel cap for a pressured fuel tank
JP2974526B2 (ja) * 1992-12-18 1999-11-10 富士通株式会社 データ転送処理方法及びデータ転送処理装置
JP3300776B2 (ja) * 1994-03-15 2002-07-08 株式会社日立製作所 並列プロセッサの切替え制御方式
JPH11149481A (ja) * 1997-11-19 1999-06-02 Sharp Corp 情報処理装置
JP3852693B2 (ja) * 2002-03-19 2006-12-06 ソニー株式会社 情報処理装置および方法、記録媒体、並びにプログラム

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4253146A (en) * 1978-12-21 1981-02-24 Burroughs Corporation Module for coupling computer-processors
US4400775A (en) * 1980-02-28 1983-08-23 Tokyo Shibaura Denki Kabushiki Kaisha Shared system for shared information at main memory level in computer complex
DE3278544D1 (en) * 1981-07-27 1988-06-30 Ibm Data processing apparatus including stored value access control to shared storage
US4670835A (en) * 1984-10-19 1987-06-02 Honeywell Information Systems Inc. Distributed control store word architecture
US4985825A (en) * 1989-02-03 1991-01-15 Digital Equipment Corporation System for delaying processing of memory access exceptions until the execution stage of an instruction pipeline of a virtual memory system based digital computer
US5339408A (en) * 1992-12-30 1994-08-16 Digital Equipment Corporation Method and apparatus for reducing checking costs in fault tolerant processors

Also Published As

Publication number Publication date
JP2570466B2 (ja) 1997-01-08
EP0457345A3 (en) 1992-11-19
CA2042684C (fr) 1998-08-11
US5440728A (en) 1995-08-08
JPH0424845A (ja) 1992-01-28
AU637229B2 (en) 1993-05-20
DE69130514T2 (de) 1999-04-29
DE69130514D1 (de) 1999-01-07
AU7714091A (en) 1991-11-21
EP0457345B1 (fr) 1998-11-25
EP0457345A2 (fr) 1991-11-21

Similar Documents

Publication Publication Date Title
CA2152752A1 (fr) Systeme multiprocesseur de gestion locale de tables de traduction d'adresses
EP0391517A3 (fr) Méthode et dispositif d'ordonnancement et de mise en file d'attente de plusieurs demandes d'accès mémoire
EP0387871A3 (fr) Système de commande d'adresse pour mémoire étendue
EP0284364A3 (fr) Système d'ordinateur à haute vitesse
EP0365117A3 (fr) Appareil de traitement de données avec antémémoire
JPS5611532A (en) Computer control system
CA2042684A1 (fr) Appareil de traitement d'informations
CA2077297A1 (fr) Dispositif de traduction dynamique d'adresses pour systeme de traitement de donnees
EP0360553A3 (fr) Système à mémoire tampon
CA2019300A1 (fr) Systeme multiprocesseur avec memoire partagee
JPS6413634A (en) Virtual computer system
JPS6428756A (en) Buffer control system
EP0153109A3 (en) Cache coherence system
JPS559228A (en) Memory request control system
JPS5760451A (en) Fixed data read-out system
JPS5533214A (en) Information processing system
JPS6478361A (en) Data processing system
JPS5786970A (en) Doubled computer system
JPS5561866A (en) Memory designation system
JPS648448A (en) Expression system for tree structure data
JPS52149039A (en) Buffer invalid control system
JPS5621238A (en) Address calculation processing system
DE68921332D1 (de) Rechneranordnungen mit Ein-/Ausgabecachespeicher.
JPS648457A (en) Control device for storage device constitution
JPS56153452A (en) Virtual computer system

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed