CA2185866C - Methode simple de traitement de signaux multiniveau pour l'extraction des signaux d'horloge - Google Patents

Methode simple de traitement de signaux multiniveau pour l'extraction des signaux d'horloge Download PDF

Info

Publication number
CA2185866C
CA2185866C CA 2185866 CA2185866A CA2185866C CA 2185866 C CA2185866 C CA 2185866C CA 2185866 CA2185866 CA 2185866 CA 2185866 A CA2185866 A CA 2185866A CA 2185866 C CA2185866 C CA 2185866C
Authority
CA
Canada
Prior art keywords
signal
level
ary
circuit
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA 2185866
Other languages
English (en)
Other versions
CA2185866A1 (fr
Inventor
Michael Altmann
Bernard Guay
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nortel Networks Ltd
Original Assignee
Nortel Networks Ltd
Nortel Networks Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nortel Networks Ltd, Nortel Networks Corp filed Critical Nortel Networks Ltd
Publication of CA2185866A1 publication Critical patent/CA2185866A1/fr
Application granted granted Critical
Publication of CA2185866C publication Critical patent/CA2185866C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Networks Using Active Elements (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Logic Circuits (AREA)
CA 2185866 1995-10-02 1996-09-18 Methode simple de traitement de signaux multiniveau pour l'extraction des signaux d'horloge Expired - Fee Related CA2185866C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US467895P 1995-10-02 1995-10-02
US60/004,678 1995-10-02

Publications (2)

Publication Number Publication Date
CA2185866A1 CA2185866A1 (fr) 1997-04-03
CA2185866C true CA2185866C (fr) 2001-12-04

Family

ID=21711965

Family Applications (3)

Application Number Title Priority Date Filing Date
CA002184804A Expired - Fee Related CA2184804C (fr) 1995-10-02 1996-09-04 Filtre differentiel haute frequence a commande a cmos
CA 2184805 Expired - Fee Related CA2184805C (fr) 1995-10-02 1996-09-04 Dephaseur de signaux d'horloge cml/ecl a commande numerique a cmos
CA 2185866 Expired - Fee Related CA2185866C (fr) 1995-10-02 1996-09-18 Methode simple de traitement de signaux multiniveau pour l'extraction des signaux d'horloge

Family Applications Before (2)

Application Number Title Priority Date Filing Date
CA002184804A Expired - Fee Related CA2184804C (fr) 1995-10-02 1996-09-04 Filtre differentiel haute frequence a commande a cmos
CA 2184805 Expired - Fee Related CA2184805C (fr) 1995-10-02 1996-09-04 Dephaseur de signaux d'horloge cml/ecl a commande numerique a cmos

Country Status (1)

Country Link
CA (3) CA2184804C (fr)

Also Published As

Publication number Publication date
CA2184804C (fr) 2000-07-25
CA2184805A1 (fr) 1997-04-03
CA2185866A1 (fr) 1997-04-03
CA2184804A1 (fr) 1997-04-03
CA2184805C (fr) 2001-02-06

Similar Documents

Publication Publication Date Title
US5825825A (en) Method of processing multi-level signals for simple clock recovery
GB2306066A (en) Clock recovery
Lender Correlative level coding for binary-data transmission
US5119402A (en) Method and apparatus for transmission of local area network signals over unshielded twisted pairs
JP2510827B2 (ja) 適応スレショルド装置
US8837656B2 (en) Phase detection method and circuit
EP0186462B1 (fr) Méthode pour la détection de signaux à code Manchester
US6546063B1 (en) Asynchronous clock for adaptive equalization
CA1119305A (fr) Correction d'erreur pour signaux utilisant le code duobinaire modifie
US5237590A (en) Timing extraction circuit and communication system utilizing the same
Pasupathy Correlative coding: A bandwidth-efficient signaling scheme
US5103463A (en) Method and system for encoding and decoding frequency shift keying signals
EP0505657A1 (fr) Reconnaissance de préambule et détection de synchronisation dans des systèmes à résponse partielle
JP3502630B2 (ja) ディジタルデータ伝送装置、データ送信装置、データ受信装置、およびデータ送受信装置
US5123030A (en) Timing extraction method and communication system
Dolivo et al. Fast timing recovery for partial-response signaling systems
CA2397486A1 (fr) Recuperation du rythme de debit en bauds
US5267267A (en) Timing extraction method and communication system
US4276650A (en) Method of synchronizing a quadphase receiver and clock synchronization device for carrying out the method
US6377642B1 (en) System for clock recovery
CA1258101A (fr) Dispositif generateur d'un signal d'horloge
US20060203939A1 (en) Method and apparatus for correcting duty cycle distortion
CA2185866C (fr) Methode simple de traitement de signaux multiniveau pour l'extraction des signaux d'horloge
WO1980000903A1 (fr) Methode et appareil de synchronisation de phase dans un systeme de transmission de donnees synchrones
JP2638582B2 (ja) タイミング抽出回路、それを利用した通信システム及びタイミング抽出方法並びに通信装置

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed