CA2184805C - Dephaseur de signaux d'horloge cml/ecl a commande numerique a cmos - Google Patents
Dephaseur de signaux d'horloge cml/ecl a commande numerique a cmos Download PDFInfo
- Publication number
- CA2184805C CA2184805C CA 2184805 CA2184805A CA2184805C CA 2184805 C CA2184805 C CA 2184805C CA 2184805 CA2184805 CA 2184805 CA 2184805 A CA2184805 A CA 2184805A CA 2184805 C CA2184805 C CA 2184805C
- Authority
- CA
- Canada
- Prior art keywords
- current
- high speed
- node
- signal
- summing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Networks Using Active Elements (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US467895P | 1995-10-02 | 1995-10-02 | |
| US60/004,678 | 1995-10-02 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2184805A1 CA2184805A1 (fr) | 1997-04-03 |
| CA2184805C true CA2184805C (fr) | 2001-02-06 |
Family
ID=21711965
Family Applications (3)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002184804A Expired - Fee Related CA2184804C (fr) | 1995-10-02 | 1996-09-04 | Filtre differentiel haute frequence a commande a cmos |
| CA 2184805 Expired - Fee Related CA2184805C (fr) | 1995-10-02 | 1996-09-04 | Dephaseur de signaux d'horloge cml/ecl a commande numerique a cmos |
| CA 2185866 Expired - Fee Related CA2185866C (fr) | 1995-10-02 | 1996-09-18 | Methode simple de traitement de signaux multiniveau pour l'extraction des signaux d'horloge |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002184804A Expired - Fee Related CA2184804C (fr) | 1995-10-02 | 1996-09-04 | Filtre differentiel haute frequence a commande a cmos |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA 2185866 Expired - Fee Related CA2185866C (fr) | 1995-10-02 | 1996-09-18 | Methode simple de traitement de signaux multiniveau pour l'extraction des signaux d'horloge |
Country Status (1)
| Country | Link |
|---|---|
| CA (3) | CA2184804C (fr) |
-
1996
- 1996-09-04 CA CA002184804A patent/CA2184804C/fr not_active Expired - Fee Related
- 1996-09-04 CA CA 2184805 patent/CA2184805C/fr not_active Expired - Fee Related
- 1996-09-18 CA CA 2185866 patent/CA2185866C/fr not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CA2185866C (fr) | 2001-12-04 |
| CA2184804C (fr) | 2000-07-25 |
| CA2184805A1 (fr) | 1997-04-03 |
| CA2185866A1 (fr) | 1997-04-03 |
| CA2184804A1 (fr) | 1997-04-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100384230B1 (ko) | 집적분산rc필터들을구비한직각변조기 | |
| US6512408B2 (en) | Mixer structure and method for using same | |
| US5122687A (en) | Symmetrical exclusive-or gate, and modification thereof to provide an analog multiplier | |
| US7949367B2 (en) | Baseband signal input current splitter | |
| US5945860A (en) | CLM/ECL clock phase shifter with CMOS digital control | |
| US5420529A (en) | Current steering switch and hybrid BiCMOS multiplexer with CMOS commutation signal and CML/ECL data signals | |
| US8140044B2 (en) | Mixer circuit and method of operation | |
| JP2019507548A (ja) | 位相補間器および位相補間器を実装する方法 | |
| US6892061B2 (en) | Mixer circuit configuration | |
| GB2282289A (en) | Phase shift circuit in a wideband IQ modulator | |
| CN103907288B (zh) | 数模转换器 | |
| US5896053A (en) | Single ended to differential converter and 50% duty cycle signal generator and method | |
| US4088903A (en) | Bistable circuits | |
| KR930004351B1 (ko) | 레벨 변환회로 | |
| US10320332B2 (en) | Octagonal phase rotators | |
| CA2184805C (fr) | Dephaseur de signaux d'horloge cml/ecl a commande numerique a cmos | |
| US12166289B2 (en) | Phase shifter system and method | |
| Altes et al. | Monolithic RC all-pass networks with constant-phase-difference outputs | |
| EP0767536A2 (fr) | Un ECL déphaseur d'horloge commandé numériquement en CMOS | |
| US5963858A (en) | Method and apparatus for mixing signals | |
| US5805987A (en) | Double balanced mixer circuit with less power consumption | |
| JPH09186564A (ja) | Cmosディジタル制御clm/eclクロック移相器 | |
| US5736903A (en) | Carrier buffer having current-controlled tracking filter for spurious signal suppression | |
| WO2002037677A2 (fr) | Oscillateur en anneau commande par tension a haute vitesse | |
| US7012457B2 (en) | Mixer circuit offset compensation |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKLA | Lapsed |