CA2227097C - Ligne de retard cmds controlable et independante du procede - Google Patents

Ligne de retard cmds controlable et independante du procede Download PDF

Info

Publication number
CA2227097C
CA2227097C CA 2227097 CA2227097A CA2227097C CA 2227097 C CA2227097 C CA 2227097C CA 2227097 CA2227097 CA 2227097 CA 2227097 A CA2227097 A CA 2227097A CA 2227097 C CA2227097 C CA 2227097C
Authority
CA
Canada
Prior art keywords
coupled
source
pair
pmos
delay
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA 2227097
Other languages
English (en)
Inventor
William Michael Lye
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Microsemi Storage Solutions Ltd
Original Assignee
PMC Sierra Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PMC Sierra Ltd filed Critical PMC Sierra Ltd
Priority to CA 2227097 priority Critical patent/CA2227097C/fr
Application granted granted Critical
Publication of CA2227097C publication Critical patent/CA2227097C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00078—Fixed delay
    • H03K2005/00123—Avoiding variations of delay due to integration tolerances

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Pulse Circuits (AREA)
CA 2227097 1998-01-16 1998-01-16 Ligne de retard cmds controlable et independante du procede Expired - Fee Related CA2227097C (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA 2227097 CA2227097C (fr) 1998-01-16 1998-01-16 Ligne de retard cmds controlable et independante du procede

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA 2227097 CA2227097C (fr) 1998-01-16 1998-01-16 Ligne de retard cmds controlable et independante du procede

Publications (1)

Publication Number Publication Date
CA2227097C true CA2227097C (fr) 2001-01-09

Family

ID=4161990

Family Applications (1)

Application Number Title Priority Date Filing Date
CA 2227097 Expired - Fee Related CA2227097C (fr) 1998-01-16 1998-01-16 Ligne de retard cmds controlable et independante du procede

Country Status (1)

Country Link
CA (1) CA2227097C (fr)

Similar Documents

Publication Publication Date Title
US6054884A (en) Process-insensitive controllable CMOS delay line
US5121014A (en) CMOS delay circuit with controllable delay
US5495197A (en) Variable delay circuit
US5945863A (en) Analog delay circuit
US5412349A (en) PLL clock generator integrated with microprocessor
JP3260615B2 (ja) 電圧制御発振器
US5777501A (en) Digital delay line for a reduced jitter digital delay lock loop
US4988960A (en) FM demodulation device and FM modulation device employing a CMOS signal delay device
KR100361944B1 (ko) 주파수 체배 회로
US5682114A (en) Variable delay circuit, ring oscillator, and flip-flop circuit
US6501317B2 (en) High speed, low-power CMOS circuit with constant output swing and variable time delay for a voltage controlled oscillator
JPH1127116A (ja) 半導体集積回路、電圧コントロールディレイライン、ディレイロックドループ、自己同期パイプライン式デジタルシステム、電圧制御発振器、およびフェーズロックドループ
US6104254A (en) VCO in CMOS technology having an operating frequency of 1 GHz and greater
US5043605A (en) CMOS to ECL output buffer
US6198328B1 (en) Circuit configuration for producing complementary signals
US5774007A (en) Clock distributing apparatus having V/I and I/V converters
US7230499B2 (en) Ring oscillator with constant 50% duty cycle and ground-noise insensitive
US5994968A (en) VCO having a low sensitivity to noise on the power supply
JPH09284125A (ja) 可変遅延回路
CA2227097C (fr) Ligne de retard cmds controlable et independante du procede
JP3795733B2 (ja) 半導体集積回路
US5982214A (en) Variable delay circuit
US6084449A (en) Phase modulator circuit
US7382181B2 (en) Method and apparatus for tuning GMC filter
US6025747A (en) Logic signal selection circuit

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed

Effective date: 20140116