CA2228342C - Controleur de bus de systeme multiprocesseur - Google Patents

Controleur de bus de systeme multiprocesseur Download PDF

Info

Publication number
CA2228342C
CA2228342C CA002228342A CA2228342A CA2228342C CA 2228342 C CA2228342 C CA 2228342C CA 002228342 A CA002228342 A CA 002228342A CA 2228342 A CA2228342 A CA 2228342A CA 2228342 C CA2228342 C CA 2228342C
Authority
CA
Canada
Prior art keywords
bus
unit
data
answer
command
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA002228342A
Other languages
English (en)
Other versions
CA2228342A1 (fr
Inventor
Yuji Shibata
Hisamitsu Tanihira
Makoto Okazaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP5146190A external-priority patent/JP2505298B2/ja
Priority claimed from JP2068145A external-priority patent/JPH03269661A/ja
Priority claimed from JP2071514A external-priority patent/JPH03271860A/ja
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority claimed from CA002037491A external-priority patent/CA2037491C/fr
Publication of CA2228342A1 publication Critical patent/CA2228342A1/fr
Application granted granted Critical
Publication of CA2228342C publication Critical patent/CA2228342C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)
  • Multi Processors (AREA)
CA002228342A 1990-03-02 1991-03-04 Controleur de bus de systeme multiprocesseur Expired - Fee Related CA2228342C (fr)

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
JP5146190A JP2505298B2 (ja) 1990-03-02 1990-03-02 スプリットバスにおける可変バス幅指定方式及び可変バス幅情報受信方式
JP02-051461 1990-03-02
JP02-071514 1990-03-20
JP2068145A JPH03269661A (ja) 1990-03-20 1990-03-20 バス権要求方式
JP2071514A JPH03271860A (ja) 1990-03-20 1990-03-20 共通メモリマルチプロセッサ方式
JP02-068145 1990-03-20
CA002037491A CA2037491C (fr) 1990-03-02 1991-03-04 Commande de bus de systeme multiprocesseur

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CA002037491A Division CA2037491C (fr) 1990-03-02 1991-03-04 Commande de bus de systeme multiprocesseur

Publications (2)

Publication Number Publication Date
CA2228342A1 CA2228342A1 (fr) 1991-09-03
CA2228342C true CA2228342C (fr) 2002-09-03

Family

ID=27426839

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002228342A Expired - Fee Related CA2228342C (fr) 1990-03-02 1991-03-04 Controleur de bus de systeme multiprocesseur

Country Status (1)

Country Link
CA (1) CA2228342C (fr)

Also Published As

Publication number Publication date
CA2228342A1 (fr) 1991-09-03

Similar Documents

Publication Publication Date Title
US5765036A (en) Shared memory device with arbitration to allow uninterrupted access to memory
US5526495A (en) Bus control system in a multi-processor system
US4481572A (en) Multiconfigural computers utilizing a time-shared bus
US5119480A (en) Bus master interface circuit with transparent preemption of a data transfer operation
JPS63255759A (ja) 制御システム
JPH04257054A (ja) チャネル間接続装置
KR100708096B1 (ko) 버스 시스템 및 그 실행 순서 조정방법
JPS62266642A (ja) デ−タ処理装置
KR100630071B1 (ko) 다중 프로세서 환경에서의 dma를 이용한 고속 데이터전송 방법 및 그 장치
US7689732B2 (en) Method for improving flexibility of arbitration of direct memory access (DMA) engines requesting access to shared DMA channels
US7020733B2 (en) Data bus system and method for performing cross-access between buses
US6430640B1 (en) Self-arbitrating, self-granting resource access
EP1187029B1 (fr) Mise en oeuvre d'un arbitre PCI avec schéma de priorité dynamique
US7581049B2 (en) Bus controller
US6523077B1 (en) Data processing apparatus and data processing method accessing a plurality of memories in parallel
CA2228342C (fr) Controleur de bus de systeme multiprocesseur
US5446847A (en) Programmable system bus priority network
JP2723970B2 (ja) データ転送制御装置
JPH07271654A (ja) コントローラ
JPS63175964A (ja) 共有メモリ
JP2705955B2 (ja) 並列情報処理装置
US7177997B2 (en) Communication bus system
JPH064401A (ja) メモリアクセス回路
KR19980026521A (ko) 멀티 포트 메모리 비동기 중재 방법
JPH056333A (ja) マルチプロセサシステム

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed