CH547012A - Dispositif semi-conducteur. - Google Patents

Dispositif semi-conducteur.

Info

Publication number
CH547012A
CH547012A CH1834370A CH547012DA CH547012A CH 547012 A CH547012 A CH 547012A CH 1834370 A CH1834370 A CH 1834370A CH 547012D A CH547012D A CH 547012DA CH 547012 A CH547012 A CH 547012A
Authority
CH
Switzerland
Prior art keywords
substrate
polycrystalline
monocrystalline
vapor phase
impurity
Prior art date
Application number
CH1834370A
Other languages
English (en)
French (fr)
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority claimed from CH1690568A external-priority patent/CH509663A/fr
Publication of CH547012A publication Critical patent/CH547012A/de

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/40—Crystalline structures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
    • H10D64/0111—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors
    • H10D64/0113—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors the conductive layers comprising highly doped semiconductor materials, e.g. polysilicon layers or amorphous silicon layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0112—Integrating together multiple components covered by H10D8/00, H10D10/00 or H10D18/00, e.g. integrating multiple BJTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/40—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00 with at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of IGFETs with BJTs
    • H10D84/401—Combinations of FETs or IGBTs with BJTs
    • H10D84/403—Combinations of FETs or IGBTs with BJTs and with one or more of diodes, resistors or capacitors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D99/00—Subject matter not provided for in other groups of this subclass
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/021—Manufacture or treatment of interconnections within wafers or substrates

Landscapes

  • Bipolar Transistors (AREA)
CH1834370A 1967-11-14 1968-11-13 Dispositif semi-conducteur. CH547012A (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP7315567 1967-11-14
JP8205367 1967-12-21
CH1690568A CH509663A (fr) 1967-11-14 1968-11-13 Dispositif semi-conducteur et procédé pour sa fabrication

Publications (1)

Publication Number Publication Date
CH547012A true CH547012A (de) 1974-03-15

Family

ID=27177536

Family Applications (1)

Application Number Title Priority Date Filing Date
CH1834370A CH547012A (de) 1967-11-14 1968-11-13 Dispositif semi-conducteur.

Country Status (1)

Country Link
CH (1) CH547012A (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0271599A1 (de) * 1986-12-18 1988-06-22 Deutsche ITT Industries GmbH Kollektorkontakt eines integrierten Bipolartransistors

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0271599A1 (de) * 1986-12-18 1988-06-22 Deutsche ITT Industries GmbH Kollektorkontakt eines integrierten Bipolartransistors

Similar Documents

Publication Publication Date Title
EP0057126B1 (de) Verfahren zur Herstellung einer Transistorstruktur
FR2593640A1 (fr) Dispositif semi-conducteur monolithique integre comportant des transistors a jonction bipolaire, des transistors cmos et dmos, des diodes a faible fuite et procede pour sa fabrication
FR2530867A1 (fr) Dispositifs mos a barriere de schottky et leur procede de fabrication
FR2477771A1 (fr) Procede pour la realisation d'un dispositif semiconducteur a haute tension de blocage et dispositif semiconducteur ainsi realise
FR2533751A1 (fr) Procede de fabrication d'un dispositif a circuit integre dans lequel les mosfet sont formes dans un corps semiconducteur identique
FR2647596A1 (fr) Transistor a effet de champ a grille isolee et procede de fabrication
FR2569495A1 (fr) Procede pour la fabrication de dispositifs a semi-conducteur comportant des jonctions planaires a concentration de charge variable et a tres haute tension de rupture
EP1073110A1 (de) Verfahren zur Herstellung von unipolaren Anordnungen
FR2481518A1 (fr) Procede de realisation d'un dispositif semiconducteur comportant des transistors a effet de champ complementaires
FR2767967A1 (fr) Composant transistor
FR2606214A1 (fr) Transistor bipolaire du type heterojonction
FR3067516A1 (fr) Realisation de regions semiconductrices dans une puce electronique
FR2803101A1 (fr) Procede de fabrication de composants de puissance verticaux
EP0002087B1 (de) Monolithische Halbleiteranordnung mit zwei komplementären Transistoren und Verfahren zur Herstellung derselben
EP0090686B1 (de) PNP-Transistor für starke Ströme der zu einer monolithischen integrierten Schaltung gehört
FR2807567A1 (fr) Procede de realisation d'un transistor bipolaire
FR2511194A1 (fr) Transistor a effet de champ et procede de fabrication
FR2514559A1 (fr) Dispositif a semi-conducteurs, notamment transistor planar comportant une isolation dielectrique formee par un polyimide et procede de fabrication d'un tel dispositif
EP0126499B1 (de) Verfahren zur Herstellung eines bipolaren Transistors hoher Spannung
FR2495379A1 (fr) Circuit integre a semiconducteurs et procede de fabrication de ce dernier
EP0872893A1 (de) PNP-Lateraltransistor in CMOS-Technologie
EP0948038B1 (de) Herstellungsverfahren für eine Avalanche-Diode mit steuerbarem Schwellwert
JP2518378B2 (ja) 半導体装置の製造方法
FR2570545A1 (fr) Dispositif a semi-conducteur a resistance enterree
JPH01241168A (ja) バイポーラトランジスタおよびその製造方法

Legal Events

Date Code Title Description
PL Patent ceased