CN100472709C - 绝缘体上覆锗型晶片的制造方法 - Google Patents

绝缘体上覆锗型晶片的制造方法 Download PDF

Info

Publication number
CN100472709C
CN100472709C CNB2005101236830A CN200510123683A CN100472709C CN 100472709 C CN100472709 C CN 100472709C CN B2005101236830 A CNB2005101236830 A CN B2005101236830A CN 200510123683 A CN200510123683 A CN 200510123683A CN 100472709 C CN100472709 C CN 100472709C
Authority
CN
China
Prior art keywords
germanium
layer
substrate
source
source substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CNB2005101236830A
Other languages
English (en)
Chinese (zh)
Other versions
CN1776886A (zh
Inventor
康斯坦丁·布德尔
法布里斯·勒泰特
布鲁斯·富尔
克里斯托夫·莫拉莱斯
克里斯特洛·德盖
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Soitec SA
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Original Assignee
Commissariat a lEnergie Atomique CEA
Soitec SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Commissariat a lEnergie Atomique CEA, Soitec SA filed Critical Commissariat a lEnergie Atomique CEA
Publication of CN1776886A publication Critical patent/CN1776886A/zh
Application granted granted Critical
Publication of CN100472709C publication Critical patent/CN100472709C/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19—Preparing inhomogeneous wafers
    • H10P90/1904—Preparing vertically inhomogeneous wafers
    • H10P90/1906—Preparing SOI wafers
    • H10P90/1914—Preparing SOI wafers using bonding
    • H10P90/1916—Preparing SOI wafers using bonding with separation or delamination along an ion implanted layer, e.g. Smart-cut
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • H10W10/181—Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers

Landscapes

  • Recrystallisation Techniques (AREA)
  • Formation Of Insulating Films (AREA)
  • Chemical Vapour Deposition (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Inorganic Insulating Materials (AREA)
CNB2005101236830A 2004-11-19 2005-11-18 绝缘体上覆锗型晶片的制造方法 Expired - Lifetime CN100472709C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP04292742.6 2004-11-19
EP04292742A EP1659623B1 (fr) 2004-11-19 2004-11-19 Méthode de fabrication d'une plaquette de type germanium sur isolant (GeOI)

Publications (2)

Publication Number Publication Date
CN1776886A CN1776886A (zh) 2006-05-24
CN100472709C true CN100472709C (zh) 2009-03-25

Family

ID=34931539

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2005101236830A Expired - Lifetime CN100472709C (zh) 2004-11-19 2005-11-18 绝缘体上覆锗型晶片的制造方法

Country Status (9)

Country Link
US (1) US7229898B2 (fr)
EP (2) EP1973155B1 (fr)
JP (1) JP4173884B2 (fr)
KR (1) KR100734239B1 (fr)
CN (1) CN100472709C (fr)
AT (2) ATE392712T1 (fr)
DE (1) DE602004013163T2 (fr)
SG (1) SG122908A1 (fr)
TW (1) TWI297171B (fr)

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7538010B2 (en) * 2003-07-24 2009-05-26 S.O.I.Tec Silicon On Insulator Technologies Method of fabricating an epitaxially grown layer
FR2857983B1 (fr) * 2003-07-24 2005-09-02 Soitec Silicon On Insulator Procede de fabrication d'une couche epitaxiee
US7568412B2 (en) * 2005-10-04 2009-08-04 Marquip, Llc Method for order transition on a plunge slitter
FR2892230B1 (fr) * 2005-10-19 2008-07-04 Soitec Silicon On Insulator Traitement d'une couche de germamium
KR100823031B1 (ko) * 2006-12-21 2008-04-17 동부일렉트로닉스 주식회사 이미지 센서 제조방법
EP1950803B1 (fr) * 2007-01-24 2011-07-27 S.O.I.TEC Silicon on Insulator Technologies S.A. Procédé de fabrication de plaquettes silicium sur isolant, et plaquette correspondante
FR2912552B1 (fr) * 2007-02-14 2009-05-22 Soitec Silicon On Insulator Structure multicouche et son procede de fabrication.
WO2008123116A1 (fr) * 2007-03-26 2008-10-16 Semiconductor Energy Laboratory Co., Ltd. Substrat soi et procédé de réalisation d'un substrat soi
WO2008123117A1 (fr) * 2007-03-26 2008-10-16 Semiconductor Energy Laboratory Co., Ltd. Substrat soi et procédé de réalisation d'un substrat soi
CN101281912B (zh) * 2007-04-03 2013-01-23 株式会社半导体能源研究所 Soi衬底及其制造方法以及半导体装置
CN102623400B (zh) 2007-04-13 2015-05-20 株式会社半导体能源研究所 显示器件、用于制造显示器件的方法、以及soi衬底
EP1986229A1 (fr) * 2007-04-27 2008-10-29 S.O.I.T.E.C. Silicon on Insulator Technologies Procédé de fabrication de galettes de matériau composé et galette de matériau composé correspondante
US20080274626A1 (en) * 2007-05-04 2008-11-06 Frederique Glowacki Method for depositing a high quality silicon dielectric film on a germanium substrate with high quality interface
US8513678B2 (en) 2007-05-18 2013-08-20 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device
FR2923079B1 (fr) * 2007-10-26 2017-10-27 S O I Tec Silicon On Insulator Tech Substrats soi avec couche fine isolante enterree
WO2009057669A1 (fr) * 2007-11-01 2009-05-07 Semiconductor Energy Laboratory Co., Ltd. Procédé de fabrication d'un dispositif de conversion photoélectrique
JP5503876B2 (ja) * 2008-01-24 2014-05-28 株式会社半導体エネルギー研究所 半導体基板の製造方法
US8299485B2 (en) * 2008-03-19 2012-10-30 Soitec Substrates for monolithic optical circuits and electronic circuits
FR2933534B1 (fr) * 2008-07-03 2011-04-01 Soitec Silicon On Insulator Procede de fabrication d'une structure comprenant une couche de germanium sur un substrat
EP2161742A1 (fr) * 2008-09-03 2010-03-10 S.O.I.TEC. Silicon on Insulator Technologies S.A. Procédé pour la fabrication d'un substrat germanium sur un isolateur localement passivé
US8741740B2 (en) * 2008-10-02 2014-06-03 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
FR2968121B1 (fr) 2010-11-30 2012-12-21 Soitec Silicon On Insulator Procede de transfert d'une couche a haute temperature
JP2012156495A (ja) 2011-01-07 2012-08-16 Semiconductor Energy Lab Co Ltd Ｓｏｉ基板の作製方法
US8786017B2 (en) 2011-03-10 2014-07-22 Tsinghua University Strained Ge-on-insulator structure and method for forming the same
CN102169888B (zh) * 2011-03-10 2012-11-14 清华大学 应变GeOI结构及其形成方法
US8890209B2 (en) * 2011-03-10 2014-11-18 Tsinghua University Strained GE-ON-insulator structure and method for forming the same
US8704306B2 (en) * 2011-03-10 2014-04-22 Tsinghua University Strained Ge-on-insulator structure and method for forming the same
US8802534B2 (en) 2011-06-14 2014-08-12 Semiconductor Energy Laboratory Co., Ltd. Method for forming SOI substrate and apparatus for forming the same
FR2977069B1 (fr) 2011-06-23 2014-02-07 Soitec Silicon On Insulator Procede de fabrication d'une structure semi-conductrice mettant en oeuvre un collage temporaire
CN103832970B (zh) * 2012-11-27 2016-06-15 中国科学院微电子研究所 一种低温晶圆键合方法
KR102279162B1 (ko) * 2015-03-03 2021-07-20 한국전자통신연구원 게르마늄 온 인슐레이터 기판 및 그의 형성방법
KR101889352B1 (ko) 2016-09-13 2018-08-20 한국과학기술연구원 변형된 저마늄을 포함하는 반도체 소자의 제조 방법 및 이에 의해 제조된 반도체 소자
US10763115B2 (en) * 2017-06-16 2020-09-01 Nxp Usa, Inc. Substrate treatment method for semiconductor device fabrication
US10276687B1 (en) * 2017-12-20 2019-04-30 International Business Machines Corporation Formation of self-aligned bottom spacer for vertical transistors
CN114256345A (zh) * 2020-09-21 2022-03-29 上海华力集成电路制造有限公司 一种fdsoi器件结构及其制备方法
CN115070512B (zh) * 2022-03-11 2024-04-26 北京爱瑞思光学仪器有限公司 一种锗晶片的双抛工艺、装置及锗晶片

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2681472B1 (fr) 1991-09-18 1993-10-29 Commissariat Energie Atomique Procede de fabrication de films minces de materiau semiconducteur.
US6995430B2 (en) * 2002-06-07 2006-02-07 Amberwave Systems Corporation Strained-semiconductor-on-insulator device structures
JP2004335642A (ja) * 2003-05-06 2004-11-25 Canon Inc 基板およびその製造方法
KR20060054387A (ko) * 2003-08-04 2006-05-22 에이에스엠 아메리카, 인코포레이티드 증착 전 게르마늄 표면 처리 방법

Also Published As

Publication number Publication date
ATE515794T1 (de) 2011-07-15
CN1776886A (zh) 2006-05-24
DE602004013163T2 (de) 2009-05-14
TWI297171B (en) 2008-05-21
JP4173884B2 (ja) 2008-10-29
EP1659623A1 (fr) 2006-05-24
EP1659623B1 (fr) 2008-04-16
KR20060056239A (ko) 2006-05-24
EP1973155B1 (fr) 2011-07-06
EP1973155A1 (fr) 2008-09-24
ATE392712T1 (de) 2008-05-15
JP2006148066A (ja) 2006-06-08
US7229898B2 (en) 2007-06-12
DE602004013163D1 (de) 2008-05-29
KR100734239B1 (ko) 2007-07-02
US20060110899A1 (en) 2006-05-25
TW200618047A (en) 2006-06-01
SG122908A1 (en) 2006-06-29

Similar Documents

Publication Publication Date Title
CN100472709C (zh) 绝缘体上覆锗型晶片的制造方法
KR101057140B1 (ko) 미세 매립 절연층을 가지는 실리콘-온-절연물 기판들
JP5570680B2 (ja) 室温共有結合方法
KR100878061B1 (ko) 복합물 기판의 제조방법
JP4545586B2 (ja) 歪み半導体材料から成る層の転移方法
US20070281439A1 (en) Techniques for Layer Transfer Processing
KR101335713B1 (ko) 접합 기판의 제조방법 및 접합 기판
JP2005203756A (ja) 水素注入による膜移動および緩和による絶縁体上の歪みシリコン
CN103038863A (zh) 制备用于结合的表面的氧等离子体转化方法
CN1954421A (zh) 在具有硅锗缓冲层的绝缘体上形成应变Si/SiGe的方法
CN101292341A (zh) 绝缘体上应变硅结构的制造方法
JP2002502119A (ja) 半導体オン絶縁体特にＳｉＣＯＩ構造を製造する方法
JP2009513009A (ja) 基板に貼り合わされたゲルマニウム層の処理
US8343850B2 (en) Process for fabricating a substrate comprising a deposited buried oxide layer
JP2010500761A (ja) シリコン・オン・インシュレータ構造に使用されるプラズマ浸漬イオン注入処理による表面活性化のための方法
JP2006173354A (ja) Ｓｏｉ基板の製造方法
KR20120117843A (ko) 다층 결정질 구조물의 제조 방법
US20170256442A1 (en) Semiconductor on insulator structure comprising a sacrificial layer and method of manufacture thereof
CN101273449A (zh) 在应变硅层中具有提高的结晶度的应变绝缘体上硅（ssoi）结构
JP2020526918A (ja) 絶縁体上半導体構造の製造方法
KR20050060982A (ko) 에스오아이 웨이퍼의 제조 방법
KR100382612B1 (ko) 보이드 웨이퍼 제작 방법
JPH06232245A (ja) 誘電体分離基板の製造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CX01 Expiry of patent term

Granted publication date: 20090325

CX01 Expiry of patent term