CN1072529A - 数据传输电路 - Google Patents
数据传输电路 Download PDFInfo
- Publication number
- CN1072529A CN1072529A CN92112356A CN92112356A CN1072529A CN 1072529 A CN1072529 A CN 1072529A CN 92112356 A CN92112356 A CN 92112356A CN 92112356 A CN92112356 A CN 92112356A CN 1072529 A CN1072529 A CN 1072529A
- Authority
- CN
- China
- Prior art keywords
- input
- bit line
- line
- output
- linked
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1084—Data input buffers, e.g. comprising level conversion circuits, circuits for adapting load
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019910018833A KR930008857A (ko) | 1991-10-25 | 1991-10-25 | 데이타 전송 회로 |
| KR18833/91 | 1991-10-25 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN1072529A true CN1072529A (zh) | 1993-05-26 |
Family
ID=19321776
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN92112356A Pending CN1072529A (zh) | 1991-10-25 | 1992-10-24 | 数据传输电路 |
Country Status (7)
| Country | Link |
|---|---|
| JP (1) | JPH0713869B2 (it) |
| KR (1) | KR930008857A (it) |
| CN (1) | CN1072529A (it) |
| DE (1) | DE4235176A1 (it) |
| FR (1) | FR2683077A1 (it) |
| GB (1) | GB2260839A (it) |
| IT (1) | IT1255903B (it) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE69322237T2 (de) | 1992-11-12 | 1999-07-08 | Nippon Steel Semiconductor Corp., Tateyama, Chiba | Leseverstärker für einen integrierten Speicher |
| JP2004095017A (ja) * | 2002-08-30 | 2004-03-25 | Fujitsu Ltd | センスアンプ |
| US8796863B2 (en) | 2010-02-09 | 2014-08-05 | Samsung Electronics Co., Ltd. | Semiconductor memory devices and semiconductor packages |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02246516A (ja) * | 1989-03-20 | 1990-10-02 | Hitachi Ltd | 半導体装置 |
| JPH03283179A (ja) * | 1990-03-30 | 1991-12-13 | Fujitsu Ltd | 半導体記憶装置 |
-
1991
- 1991-10-25 KR KR1019910018833A patent/KR930008857A/ko not_active Abandoned
-
1992
- 1992-10-12 FR FR9212155A patent/FR2683077A1/fr active Pending
- 1992-10-19 DE DE4235176A patent/DE4235176A1/de not_active Ceased
- 1992-10-22 IT ITMI922419A patent/IT1255903B/it active IP Right Grant
- 1992-10-23 JP JP4286224A patent/JPH0713869B2/ja not_active Expired - Lifetime
- 1992-10-24 CN CN92112356A patent/CN1072529A/zh active Pending
- 1992-10-26 GB GB9222496A patent/GB2260839A/en not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| DE4235176A1 (de) | 1993-04-29 |
| ITMI922419A1 (it) | 1994-04-22 |
| ITMI922419A0 (it) | 1992-10-22 |
| JPH05210968A (ja) | 1993-08-20 |
| IT1255903B (it) | 1995-11-17 |
| GB9222496D0 (en) | 1992-12-09 |
| FR2683077A1 (fr) | 1993-04-30 |
| GB2260839A (en) | 1993-04-28 |
| KR930008857A (ko) | 1993-05-22 |
| JPH0713869B2 (ja) | 1995-02-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5999439A (en) | Ferroelectric memory using ferroelectric reference cells | |
| EP0499478A2 (en) | Semiconductor memory unit array | |
| CN115171751B (zh) | 存储器及其访问方法、电子设备 | |
| JPH0527194B2 (it) | ||
| KR950000958B1 (ko) | 반도체 메모리 회로 | |
| EP0185451B1 (en) | Semiconductor memory device with sense amplifiers | |
| KR100256120B1 (ko) | 고속 감지 증폭기 | |
| KR940004515B1 (ko) | 다이나믹형 반도체 메모리장치 | |
| US5299157A (en) | Semiconductor memories with serial sensing scheme | |
| JPH0836885A (ja) | ダイナミックランダムアクセスメモリ | |
| US5361233A (en) | Semiconductor memory apparatus | |
| JPS5894188A (ja) | 増幅装置 | |
| US4079462A (en) | Refreshing apparatus for MOS dynamic RAMs | |
| EP0048464B1 (en) | Semiconductor memory device | |
| EP0454061B1 (en) | Dynamic random access memory device with improved power supply system for speed-up of rewriting operation on data bits read-out from memory cells | |
| US5406512A (en) | Semiconductor memory device using compensation capacitors | |
| EP0398244A2 (en) | Dynamic type random-acces memory | |
| TW394954B (en) | Semiconductor memory device | |
| KR950014256B1 (ko) | 낮은 전원전압을 사용하는 반도체 메모리장치 | |
| US5666306A (en) | Multiplication of storage capacitance in memory cells by using the Miller effect | |
| US6940743B2 (en) | Semiconductor memory devices for outputting bit cell data without separate reference voltage generator and related methods of outputting bit cell data | |
| JPH06103755A (ja) | 半導体記憶装置 | |
| JP3488433B2 (ja) | メモリ回路用の2相電荷共有データ・ラッチ回路 | |
| TWI792833B (zh) | 存取記憶體晶片的頁資料之裝置 | |
| GB2260839A (en) | Data transmission circuit for a semiconductor memory |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C01 | Deemed withdrawal of patent application (patent law 1993) | ||
| WD01 | Invention patent application deemed withdrawn after publication |