CN1156002C - 半导体芯片载体元件制作方法 - Google Patents
半导体芯片载体元件制作方法 Download PDFInfo
- Publication number
- CN1156002C CN1156002C CNB971955042A CN97195504A CN1156002C CN 1156002 C CN1156002 C CN 1156002C CN B971955042 A CNB971955042 A CN B971955042A CN 97195504 A CN97195504 A CN 97195504A CN 1156002 C CN1156002 C CN 1156002C
- Authority
- CN
- China
- Prior art keywords
- carrier
- film
- carrier element
- chip
- strengthening membrane
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
- G06K19/07745—Mounting details of integrated circuit chips
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/688—Flexible insulating substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/699—Insulating or insulated package substrates; Interposers; Redistribution layers for flat cards, e.g. credit cards
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W76/00—Containers; Fillings or auxiliary members therefor; Seals
- H10W76/40—Fillings or auxiliary members in containers, e.g. centering rings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W76/00—Containers; Fillings or auxiliary members therefor; Seals
- H10W76/40—Fillings or auxiliary members in containers, e.g. centering rings
- H10W76/42—Fillings
- H10W76/47—Solid or gel fillings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/0198—Manufacture or treatment batch processes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
- H10W72/07351—Connecting or disconnecting of die-attach connectors characterised by changes in properties of the die-attach connectors during connecting
- H10W72/07352—Connecting or disconnecting of die-attach connectors characterised by changes in properties of the die-attach connectors during connecting changes in structures or sizes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/30—Die-attach connectors
- H10W72/321—Structures or relative sizes of die-attach connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/884—Die-attach connectors and bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/951—Materials of bond pads
- H10W72/952—Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Credit Cards Or The Like (AREA)
- Turning (AREA)
- Wire Bonding (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Die Bonding (AREA)
- Light Receiving Elements (AREA)
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19623826.9 | 1996-06-14 | ||
| DE19623826A DE19623826C2 (de) | 1996-06-14 | 1996-06-14 | Verfahren zur Herstellung eines Trägerelements für Halbleiterchips |
| DE29621837.5 | 1996-12-16 | ||
| DE29621837U DE29621837U1 (de) | 1996-12-16 | 1996-12-16 | Trägerelement für Halbleiterchips |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1222253A CN1222253A (zh) | 1999-07-07 |
| CN1156002C true CN1156002C (zh) | 2004-06-30 |
Family
ID=26026591
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB971955042A Expired - Fee Related CN1156002C (zh) | 1996-06-14 | 1997-06-10 | 半导体芯片载体元件制作方法 |
Country Status (11)
| Country | Link |
|---|---|
| EP (1) | EP0904602B1 (2) |
| JP (1) | JP3498800B2 (2) |
| CN (1) | CN1156002C (2) |
| AT (1) | ATE212752T1 (2) |
| BR (1) | BR9709717A (2) |
| DE (1) | DE59706247D1 (2) |
| ES (1) | ES2171948T3 (2) |
| IN (1) | IN192422B (2) |
| RU (1) | RU2191446C2 (2) |
| UA (1) | UA42106C2 (2) |
| WO (1) | WO1997048133A1 (2) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2790850B1 (fr) * | 1999-03-12 | 2004-02-27 | Gemplus Card Int | Procede de fabrication de dispositif electronique portable de type carte a puce |
| JP3314304B2 (ja) | 1999-06-07 | 2002-08-12 | アムコー テクノロジー コリア インコーポレーティド | 半導体パッケージ用の回路基板 |
| US7196409B2 (en) * | 2003-03-07 | 2007-03-27 | Nxp B.V. | Semiconductor device, semiconductor body and method of manufacturing thereof |
| TWI437674B (zh) * | 2008-11-17 | 2014-05-11 | 先進封裝技術私人有限公司 | 半導體導線元件、半導體封裝元件與半導體裝置 |
| CN104392968B (zh) | 2008-11-21 | 2018-05-18 | 先进封装技术私人有限公司 | 半导体基板 |
| FR2974969B1 (fr) * | 2011-05-03 | 2014-03-14 | Alstom Transport Sa | Dispositif d'interconnexion electrique d'au moins un composant electronique avec une alimentation electrique comprenant des moyens de diminution d'une inductance de boucle entre des premiere et deuxieme bornes |
| US20140239428A1 (en) * | 2013-02-28 | 2014-08-28 | Infineon Technologies Ag | Chip arrangement and a method for manufacturing a chip arrangement |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61204788A (ja) * | 1985-03-08 | 1986-09-10 | Dainippon Printing Co Ltd | 携持用電子装置 |
| FR2645680B1 (fr) * | 1989-04-07 | 1994-04-29 | Thomson Microelectronics Sa Sg | Encapsulation de modules electroniques et procede de fabrication |
| DE3924439A1 (de) * | 1989-07-24 | 1991-04-18 | Edgar Schneider | Traegerelement mit wenigstens einem integrierten schaltkreis, insbesondere zum einbau in chip-karten, sowie verfahren zur herstellung dieser traegerelemente |
-
1997
- 1997-06-10 UA UA98126594A patent/UA42106C2/uk unknown
- 1997-06-10 EP EP97925908A patent/EP0904602B1/de not_active Expired - Lifetime
- 1997-06-10 DE DE59706247T patent/DE59706247D1/de not_active Expired - Fee Related
- 1997-06-10 RU RU99100202/28A patent/RU2191446C2/ru not_active IP Right Cessation
- 1997-06-10 CN CNB971955042A patent/CN1156002C/zh not_active Expired - Fee Related
- 1997-06-10 BR BR9709717A patent/BR9709717A/pt not_active IP Right Cessation
- 1997-06-10 WO PCT/DE1997/001170 patent/WO1997048133A1/de not_active Ceased
- 1997-06-10 AT AT97925908T patent/ATE212752T1/de not_active IP Right Cessation
- 1997-06-10 JP JP50106598A patent/JP3498800B2/ja not_active Expired - Fee Related
- 1997-06-10 ES ES97925908T patent/ES2171948T3/es not_active Expired - Lifetime
- 1997-06-13 IN IN1123CA1997 patent/IN192422B/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| IN192422B (2) | 2004-04-24 |
| JP3498800B2 (ja) | 2004-02-16 |
| RU2191446C2 (ru) | 2002-10-20 |
| JP2000512045A (ja) | 2000-09-12 |
| WO1997048133A1 (de) | 1997-12-18 |
| CN1222253A (zh) | 1999-07-07 |
| ES2171948T3 (es) | 2002-09-16 |
| UA42106C2 (uk) | 2001-10-15 |
| EP0904602A1 (de) | 1999-03-31 |
| DE59706247D1 (de) | 2002-03-14 |
| EP0904602B1 (de) | 2002-01-30 |
| BR9709717A (pt) | 1999-08-10 |
| ATE212752T1 (de) | 2002-02-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1146983C (zh) | 芯片卡和用在芯片卡中的半导体芯片 | |
| US6126885A (en) | Method for manufacturing resin-molded semiconductor device | |
| KR100793468B1 (ko) | 반도체 장치 및 그 제조 방법과, 상기 반도체 장치를 구비한 액정 모듈 및 반도체 모듈 | |
| CN1232931C (zh) | 识别标签和生产识别标签的方法 | |
| JP2002373969A (ja) | 半導体装置及び半導体装置の製造方法 | |
| US20090174054A1 (en) | Module with Flat Construction and Method for Placing Components | |
| CN1214346C (zh) | 无触点芯片卡,无触点支撑体及其制造方法 | |
| CN1156002C (zh) | 半导体芯片载体元件制作方法 | |
| US5877544A (en) | Electronic micropackage for an electronic memory card | |
| KR20000016639A (ko) | 반도체 칩용 캐리어 엘리먼트 제조 방법 | |
| AU2004239501B2 (en) | Method for mounting an electronic component on a substrate | |
| CN1305618A (zh) | 制造集成电路卡的方法和按照这种方法制造的卡 | |
| CN1244935A (zh) | 芯片卡模块 | |
| CN1207782C (zh) | 集成电路器件、用于智能卡的电子部件及制造该器件的方法 | |
| JPS61204788A (ja) | 携持用電子装置 | |
| CN100380638C (zh) | 芯片模块 | |
| US20060285301A1 (en) | Method for making a pre-laminated inlet | |
| WO1998013858A2 (en) | Lead finger immobilization apparatus | |
| CN1171177C (zh) | 芯片支座复合体 | |
| JPH09263082A (ja) | Icモジュールの製造方法、icカードの製造方法及びicモジュール | |
| US7663214B2 (en) | High-capacity memory card and method of making the same | |
| CN1165874C (zh) | 加强的集成电路 | |
| CN208256659U (zh) | 一种指纹芯片的封装结构 | |
| JP2000174442A (ja) | 電子部品の実装方法、及び半導体装置 | |
| CN121054487A (zh) | 制造半导体器件的方法以及对应的半导体器件 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C19 | Lapse of patent right due to non-payment of the annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |