DD74592A - - Google Patents
Info
- Publication number
- DD74592A DD74592A DD74592DA DD74592A DD 74592 A DD74592 A DD 74592A DD 74592D A DD74592D A DD 74592DA DD 74592 A DD74592 A DD 74592A
- Authority
- DD
- German Democratic Republic
Links
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DD74592A true DD74592A (ja) |
Family
ID=263348
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DD74592D DD74592A (ja) |
Country Status (1)
| Country | Link |
|---|---|
| DD (1) | DD74592A (ja) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0174438A1 (en) * | 1984-05-29 | 1986-03-19 | Kabushiki Kaisha Meidensha | Semiconductor switching device with reduced defect density |
-
0
- DD DD74592D patent/DD74592A/xx unknown
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0174438A1 (en) * | 1984-05-29 | 1986-03-19 | Kabushiki Kaisha Meidensha | Semiconductor switching device with reduced defect density |
| US4667215A (en) * | 1984-05-29 | 1987-05-19 | Kabushiki Kaisha Meidensha | Semiconductor device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7282400B2 (en) | Method and apparatus on (110) surfaces of silicon structures with conduction in the <110> direction | |
| US6800927B2 (en) | Multiple oxide thicknesses for merged memory and logic applications | |
| DE2059072B2 (de) | Halbleiterbauelement | |
| US3998674A (en) | Method for forming recessed regions of thermally oxidized silicon and structures thereof utilizing anisotropic etching | |
| US3999211A (en) | Thyristor | |
| EP0174438B1 (en) | Semiconductor switching device with reduced defect density | |
| JPS5660061A (en) | Semiconductor device | |
| FR2396413B1 (ja) | ||
| JPS5749267A (en) | Semiconductor device | |
| DD74592A (ja) |