DE68923402D1 - Mikrorechnersystem, der ein Cache-Subsystem mit Nachschreibfähigkeit enthält. - Google Patents

Mikrorechnersystem, der ein Cache-Subsystem mit Nachschreibfähigkeit enthält.

Info

Publication number
DE68923402D1
DE68923402D1 DE68923402T DE68923402T DE68923402D1 DE 68923402 D1 DE68923402 D1 DE 68923402D1 DE 68923402 T DE68923402 T DE 68923402T DE 68923402 T DE68923402 T DE 68923402T DE 68923402 D1 DE68923402 D1 DE 68923402D1
Authority
DE
Germany
Prior art keywords
data
microprocessor
unit
bus
cache controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE68923402T
Other languages
English (en)
Other versions
DE68923402T2 (de
Inventor
Ralph Murray Begun
Patrick Maurice Bland
Mark Edward Dean
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE68923402D1 publication Critical patent/DE68923402D1/de
Application granted granted Critical
Publication of DE68923402T2 publication Critical patent/DE68923402T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Microcomputers (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
  • Preparation Of Compounds By Using Micro-Organisms (AREA)
  • Hardware Redundancy (AREA)
  • Information Transfer Systems (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Bus Control (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Compositions Of Macromolecular Compounds (AREA)
  • Peptides Or Proteins (AREA)
  • Medicines Containing Material From Animals Or Micro-Organisms (AREA)
DE68923402T 1988-05-26 1989-03-03 Mikrorechnersystem, der ein Cache-Subsystem mit Nachschreibfähigkeit enthält. Expired - Fee Related DE68923402T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US19889388A 1988-05-26 1988-05-26

Publications (2)

Publication Number Publication Date
DE68923402D1 true DE68923402D1 (de) 1995-08-17
DE68923402T2 DE68923402T2 (de) 1996-03-07

Family

ID=22735311

Family Applications (2)

Application Number Title Priority Date Filing Date
DE68923402T Expired - Fee Related DE68923402T2 (de) 1988-05-26 1989-03-03 Mikrorechnersystem, der ein Cache-Subsystem mit Nachschreibfähigkeit enthält.
DE3909909A Granted DE3909909A1 (de) 1988-05-26 1989-03-25 Verfahren und anordnung fuer selektive abgekoppelte schreibzyklen

Family Applications After (1)

Application Number Title Priority Date Filing Date
DE3909909A Granted DE3909909A1 (de) 1988-05-26 1989-03-25 Verfahren und anordnung fuer selektive abgekoppelte schreibzyklen

Country Status (24)

Country Link
EP (1) EP0343768B1 (de)
JP (1) JPH0218640A (de)
KR (1) KR930001585B1 (de)
CN (1) CN1019153B (de)
AT (1) ATE125051T1 (de)
AU (1) AU611288B2 (de)
BE (1) BE1002652A4 (de)
BR (1) BR8902381A (de)
CA (1) CA1314330C (de)
DE (2) DE68923402T2 (de)
DK (1) DK189789A (de)
ES (1) ES2075044T3 (de)
FI (1) FI891785A7 (de)
FR (1) FR2632095A1 (de)
GB (1) GB2219107A (de)
HK (1) HK23796A (de)
IT (1) IT1230190B (de)
MX (1) MX171667B (de)
MY (1) MY108557A (de)
NL (1) NL8901255A (de)
NO (1) NO174984C (de)
NZ (1) NZ228784A (de)
PT (1) PT90632B (de)
SE (1) SE8901305L (de)

Also Published As

Publication number Publication date
MY108557A (en) 1996-10-31
GB2219107A (en) 1989-11-29
EP0343768A2 (de) 1989-11-29
CN1040875A (zh) 1990-03-28
NO174984B (no) 1994-05-02
DK189789D0 (da) 1989-04-19
BR8902381A (pt) 1990-01-16
NO174984C (no) 1994-08-10
DE3909909A1 (de) 1989-11-30
CA1314330C (en) 1993-03-09
GB8904918D0 (en) 1989-04-12
FR2632095A1 (fr) 1989-12-01
AU3409889A (en) 1989-11-30
NL8901255A (nl) 1989-12-18
NO891582D0 (no) 1989-04-18
FI891785A0 (fi) 1989-04-14
FI891785A7 (fi) 1989-11-27
NO891582L (no) 1989-11-27
JPH0218640A (ja) 1990-01-22
CN1019153B (zh) 1992-11-18
DE3909909C2 (de) 1990-05-31
PT90632B (pt) 1995-12-29
IT1230190B (it) 1991-10-18
HK23796A (en) 1996-02-16
PT90632A (pt) 1989-11-30
IT8920625A0 (it) 1989-05-24
DE68923402T2 (de) 1996-03-07
MX171667B (es) 1993-11-10
ES2075044T3 (es) 1995-10-01
SE8901305L (sv) 1989-11-27
BE1002652A4 (fr) 1991-04-23
NZ228784A (en) 1991-04-26
AU611288B2 (en) 1991-06-06
SE8901305D0 (sv) 1989-04-11
KR890017614A (ko) 1989-12-16
KR930001585B1 (ko) 1993-03-05
DK189789A (da) 1989-11-27
EP0343768A3 (de) 1991-03-20
EP0343768B1 (de) 1995-07-12
ATE125051T1 (de) 1995-07-15

Similar Documents

Publication Publication Date Title
MY104738A (en) Control of pipeland operation in a microcomputer system employing dynamic bus sizing with 80386 processor and 82385 cache controller.
US4158227A (en) Paged memory mapping with elimination of recurrent decoding
GB1366001A (en) Virtual storage system
US4792929A (en) Data processing system with extended memory access
GB1449229A (en) Data processing system and method therefor
GB1436792A (en) Shared memory addresser
HK36994A (en) Apparatus for read handshake in high-speed asynchronous bus interface
DE68923402D1 (de) Mikrorechnersystem, der ein Cache-Subsystem mit Nachschreibfähigkeit enthält.
KR970059914A (ko) 플래시 메모리 시스템
KR920010977B1 (ko) 개선된 성능의 메모리 버스 아키텍쳐(memory bus architecture)
JPS6444535A (en) Data buffer device
KR890002141Y1 (ko) 16비트 dma콘트롤러의 32비트 데이타 신호 전송장치
KR900006855A (ko) 프로세스가 있는 보오드의 상태 추적장치
JPS60245013A (ja) メモリ初期化回路
SU985779A1 (ru) Устройство дл управлени печатью
KR0157254B1 (ko) 브이엠이 버스 시스템상의 메모리보드를 위한 어드레스맵 설정회로
KR890006511Y1 (ko) 디엠에이씨의 버스사용 제어회로
JPS6455266A (en) External character font register data recorder
JPH02123450A (ja) 情報処理システム
JPS6481031A (en) Data control system
JPS5564693A (en) Buffer memory unit
KR940004446A (ko) 버스 인터페이스 장치
KR890010724A (ko) 마이크로 프로세서간의 억세스 중재 제어 시스템
JPH04190445A (ja) バスインターフェイス装置
SE8001206L (sv) Anordning vid datorutrustning, foretredesvis mikrodatorutrustning

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee