DE69828131D1 - Nichtflüchtige Halbleiterspeicheranordnung und Schreibverfahren dafür - Google Patents
Nichtflüchtige Halbleiterspeicheranordnung und Schreibverfahren dafürInfo
- Publication number
- DE69828131D1 DE69828131D1 DE69828131T DE69828131T DE69828131D1 DE 69828131 D1 DE69828131 D1 DE 69828131D1 DE 69828131 T DE69828131 T DE 69828131T DE 69828131 T DE69828131 T DE 69828131T DE 69828131 D1 DE69828131 D1 DE 69828131D1
- Authority
- DE
- Germany
- Prior art keywords
- memory device
- semiconductor memory
- method therefor
- volatile semiconductor
- writing method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
- G11C11/5628—Programming or writing circuits; Data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
- G11C11/5642—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
- G11C2211/562—Multilevel memory programming aspects
- G11C2211/5624—Concurrent multilevel programming and programming verification
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
- G11C2211/563—Multilevel memory reading aspects
- G11C2211/5631—Concurrent multilevel reading of more than one cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
- G11C2211/564—Miscellaneous aspects
- G11C2211/5642—Multilevel memory with buffers, latches, registers at input or output
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Read Only Memory (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP27427097 | 1997-10-07 | ||
| JP27427097A JP3572179B2 (ja) | 1997-10-07 | 1997-10-07 | 不揮発性半導体記憶装置およびその書き込み方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE69828131D1 true DE69828131D1 (de) | 2005-01-20 |
| DE69828131T2 DE69828131T2 (de) | 2005-11-03 |
Family
ID=17539328
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE69828131T Expired - Fee Related DE69828131T2 (de) | 1997-10-07 | 1998-10-07 | Nicht-flüchtige Halbleiterspeicheranordnung und Schreibverfahren dafür |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US5995412A (de) |
| EP (1) | EP0908894B1 (de) |
| JP (1) | JP3572179B2 (de) |
| KR (1) | KR100340922B1 (de) |
| DE (1) | DE69828131T2 (de) |
| TW (1) | TW403907B (de) |
Families Citing this family (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4154771B2 (ja) * | 1998-11-10 | 2008-09-24 | ソニー株式会社 | 不揮発性半導体記憶装置およびそのデータ書き込み方法 |
| JP3905990B2 (ja) | 1998-12-25 | 2007-04-18 | 株式会社東芝 | 記憶装置とその記憶方法 |
| RU2215337C2 (ru) * | 1999-11-26 | 2003-10-27 | Российский Федеральный Ядерный Центр - Всероссийский Научно-Исследовательский Институт Экспериментальной Физики | Энергонезависимая ячейка памяти |
| JP4550855B2 (ja) * | 2000-03-08 | 2010-09-22 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| KR100365524B1 (ko) * | 2000-08-29 | 2002-12-18 | 엘지마이크론 주식회사 | 비관통선을 가지는 새도우 마스크 및 이의 제조방법 |
| IT1320699B1 (it) * | 2000-10-06 | 2003-12-10 | St Microelectronics Srl | Memoria non volatile multilivello a ingombro ridotto e a basso consumo. |
| JP3631463B2 (ja) * | 2001-12-27 | 2005-03-23 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| JP4170604B2 (ja) * | 2001-04-18 | 2008-10-22 | 株式会社東芝 | 不揮発性半導体メモリ |
| JP3940570B2 (ja) * | 2001-07-06 | 2007-07-04 | 株式会社東芝 | 半導体記憶装置 |
| US6456557B1 (en) * | 2001-08-28 | 2002-09-24 | Tower Semiconductor Ltd | Voltage regulator for memory device |
| US6714457B1 (en) * | 2001-09-19 | 2004-03-30 | Aplus Flash Technology, Inc. | Parallel channel programming scheme for MLC flash memory |
| KR100769799B1 (ko) * | 2001-12-20 | 2007-10-23 | 주식회사 하이닉스반도체 | 플래쉬 메모리 장치 |
| JP2003346485A (ja) * | 2002-05-23 | 2003-12-05 | Fujitsu Ltd | 不揮発性半導体記憶装置及び不揮発性半導体記憶装置の書き込み方法 |
| RU2230427C2 (ru) * | 2002-06-21 | 2004-06-10 | Российский Федеральный Ядерный Центр - Всероссийский Научно-Исследовательский Институт Экспериментальной Физики | Энергонезависимая ячейка памяти |
| US7042044B2 (en) * | 2004-02-18 | 2006-05-09 | Koucheng Wu | Nor-type channel-program channel-erase contactless flash memory on SOI |
| US7609548B2 (en) | 2006-09-29 | 2009-10-27 | Hynix Semiconductor Inc. | Method of programming a multi level cell |
| KR100908518B1 (ko) * | 2006-09-29 | 2009-07-20 | 주식회사 하이닉스반도체 | 멀티 레벨 셀의 프로그램 방법 |
| US8082476B2 (en) * | 2006-12-22 | 2011-12-20 | Sidense Corp. | Program verify method for OTP memories |
| JP2014225309A (ja) | 2013-05-16 | 2014-12-04 | ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. | 半導体装置 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0945094A (ja) * | 1995-07-31 | 1997-02-14 | Nkk Corp | 不揮発性半導体記憶装置 |
| JPH0969295A (ja) * | 1995-08-31 | 1997-03-11 | Sanyo Electric Co Ltd | 不揮発性多値メモリ装置 |
-
1997
- 1997-10-07 JP JP27427097A patent/JP3572179B2/ja not_active Expired - Fee Related
-
1998
- 1998-09-05 TW TW087114756A patent/TW403907B/zh not_active IP Right Cessation
- 1998-09-28 KR KR1019980040227A patent/KR100340922B1/ko not_active Expired - Fee Related
- 1998-10-06 US US09/167,192 patent/US5995412A/en not_active Expired - Fee Related
- 1998-10-07 DE DE69828131T patent/DE69828131T2/de not_active Expired - Fee Related
- 1998-10-07 EP EP98308148A patent/EP0908894B1/de not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| KR19990036689A (ko) | 1999-05-25 |
| TW403907B (en) | 2000-09-01 |
| EP0908894A3 (de) | 1999-06-16 |
| JPH11110985A (ja) | 1999-04-23 |
| EP0908894B1 (de) | 2004-12-15 |
| KR100340922B1 (ko) | 2002-10-25 |
| EP0908894A2 (de) | 1999-04-14 |
| US5995412A (en) | 1999-11-30 |
| JP3572179B2 (ja) | 2004-09-29 |
| DE69828131T2 (de) | 2005-11-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69811773D1 (de) | Nichtflüchtige Speicheranordnung und Programmierverfahren | |
| DE69826955D1 (de) | Nichtflüchtige Halbleiterspeicheranordnung | |
| DE69942640D1 (de) | Halbleiterspeichervorrichtung und Speicherverfahren dafür | |
| DE69520902D1 (de) | Nichtflüchtige Halbleiterspeicheranordnung | |
| DE69726698D1 (de) | Nichtflüchtige Halbleiterspeicheranordnung | |
| DE69828131D1 (de) | Nichtflüchtige Halbleiterspeicheranordnung und Schreibverfahren dafür | |
| DE69722133D1 (de) | Nichtflüchtige Halbleiterspeicheranordnung | |
| DE69713855D1 (de) | Integrierte Halbleiterspeicheranordnung und Kommunikationsverfahren dafür | |
| DE69713856D1 (de) | Integrierte Halbleiterspeicheranordnung und Kommunikationsverfahren dafür | |
| DE69324127D1 (de) | Halbleiterspeicheranordnung und Datenlöschungsverfahren dafür | |
| DE69522412D1 (de) | Nichtflüchtiger Halbleiterspeicher | |
| DE69815600D1 (de) | Ferroelektrische Speicheranordnung | |
| DE69510834D1 (de) | Halbleiterspeicheranordnung | |
| DE69325152D1 (de) | Nichtflüchtige Halbleiterspeicheranordnung | |
| DE69521159D1 (de) | Halbleiterspeicheranordnung | |
| DE69429140D1 (de) | Nichtflüchtige Halbleiterspeicheranordnung und Datenprogrammierverfahren | |
| DE69422901D1 (de) | Halbleiterspeicheranordnung | |
| DE69835635D1 (de) | Nichtflüchtige Halbleiterspeicheranordnung | |
| DE69417712D1 (de) | Nichtflüchtige Halbleiter-Speichereinrichtung | |
| DE69512700D1 (de) | Halbleiterspeicheranordnung | |
| DE69614046D1 (de) | Nichtflüchtige Halbleiterspeicher | |
| DE69840486D1 (de) | Halbleiterspeicher und Zugriffsverfahren hierauf | |
| KR960012510A (ko) | 반도체 메모리 장치 | |
| DE60002798D1 (de) | Nichtflüchtige Halbleiterspeicheranordnung und Überlöschungskorrekturverfahren | |
| DE69832683D1 (de) | Nichtflüchtiges Halbleiterspeicherbauelement |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8364 | No opposition during term of opposition | ||
| 8339 | Ceased/non-payment of the annual fee |