DK0540946T3 - Fremgangsmåde til digital transmission af information - Google Patents

Fremgangsmåde til digital transmission af information

Info

Publication number
DK0540946T3
DK0540946T3 DK92118055.0T DK92118055T DK0540946T3 DK 0540946 T3 DK0540946 T3 DK 0540946T3 DK 92118055 T DK92118055 T DK 92118055T DK 0540946 T3 DK0540946 T3 DK 0540946T3
Authority
DK
Denmark
Prior art keywords
discriminator
information
digital transmission
fed
mean value
Prior art date
Application number
DK92118055.0T
Other languages
Danish (da)
English (en)
Inventor
Winfried Dr Guba
Detlef Ernst
Original Assignee
Alsthom Cge Alcatel
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alsthom Cge Alcatel filed Critical Alsthom Cge Alcatel
Application granted granted Critical
Publication of DK0540946T3 publication Critical patent/DK0540946T3/da

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0054—Detection of the synchronisation error by features other than the received signal transition
    • H04L7/0062—Detection of the synchronisation error by features other than the received signal transition detection of error based on data decision error, e.g. Mueller type detection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0079—Receiver details
    • H04L7/0083—Receiver details taking measures against momentary loss of synchronisation, e.g. inhibiting the synchronisation, using idle words or using redundant clocks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
  • Communication Control (AREA)
  • Noise Elimination (AREA)
  • Dc Digital Transmission (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
DK92118055.0T 1991-11-06 1992-10-22 Fremgangsmåde til digital transmission af information DK0540946T3 (da)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE4136474A DE4136474A1 (de) 1991-11-06 1991-11-06 Verfahren zur digitalen nachrichtenuebertragung

Publications (1)

Publication Number Publication Date
DK0540946T3 true DK0540946T3 (da) 1998-03-16

Family

ID=6444162

Family Applications (1)

Application Number Title Priority Date Filing Date
DK92118055.0T DK0540946T3 (da) 1991-11-06 1992-10-22 Fremgangsmåde til digital transmission af information

Country Status (8)

Country Link
EP (1) EP0540946B1 (fr)
CN (1) CN1072301A (fr)
AT (1) ATE162351T1 (fr)
CA (1) CA2081156A1 (fr)
DE (2) DE4136474A1 (fr)
DK (1) DK0540946T3 (fr)
ES (1) ES2111597T3 (fr)
IL (1) IL103624A0 (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2710219B1 (fr) * 1993-09-13 1995-12-01 Trt Telecom Radio Electr Dispositif de récupération du rythme d'horloge et modem comportant un tel dispositif.
AT413252B (de) * 1997-09-29 2005-12-15 Molisch Andreas F Dr Verfahren zur bestimmung des optimalen abtastzeitpunktes von digitalen signalfolgen mittels trainingsfolgen
DE10156111A1 (de) * 2001-11-16 2003-06-05 Philips Intellectual Property Empfangsschaltung zum Empfang von Nachrichtensignalen
DE10156112A1 (de) * 2001-11-16 2003-06-05 Philips Intellectual Property Empfangsschaltung zum Empfang von Nachrichtensignalen

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62298255A (ja) * 1986-06-18 1987-12-25 Fujitsu Ltd 識別装置

Also Published As

Publication number Publication date
ES2111597T3 (es) 1998-03-16
DE4136474A1 (de) 1993-05-13
EP0540946B1 (fr) 1998-01-14
CA2081156A1 (fr) 1993-05-07
ATE162351T1 (de) 1998-01-15
EP0540946A2 (fr) 1993-05-12
IL103624A0 (en) 1993-04-04
DE59209132D1 (de) 1998-02-19
EP0540946A3 (fr) 1994-01-19
CN1072301A (zh) 1993-05-19

Similar Documents

Publication Publication Date Title
AU4156097A (en) Digital optical receiver with instantaneous josephson clock recovery circuit
IL109736A (en) Digital receiver for variable symbol rate communications
DE3887459D1 (de) Digitalsignalempfangsschaltung mit Baudabtastphasensteuerung durch eine Leistung von abgetasteten Signalen.
AU7106191A (en) Digital clock buffer circuit providing controllable delay
ES487141A1 (es) Conexion digital de regulacion de fases con una conexion - auxiliar, especialmente para sintonizadores de aparatos de -television.
KR930001596A (ko) 변조된 신호를 위한 주파수 자동중계 코히어런트 아날로그 대 디지탈 변환 시스템 및 그 방법
DK0540946T3 (da) Fremgangsmåde til digital transmission af information
KR870010533A (ko) 디지탈신호기의 전송장치
JPS57124954A (en) Data playback circuit
DE3879202D1 (de) Verfahren und schaltungsanordnung fuer eine digitale regelung der phase von abtasttaktimpulsen.
DE3751874D1 (de) Klangregler für digitale Signale
JPS5640349A (en) Relay trouble searching system
JPS5748841A (en) Clock selection system
JPS5787617A (en) Phase shift circuit
DE58908779D1 (de) Taktsignalschaltung.
SU572944A1 (ru) Устройство формировани сигналов дискретизации видеосигнала
SU1054878A2 (ru) Устройство автоматической регулировки усилени
AU583921B2 (en) Circuit arrangements for recovering the clock rate of an isochronous binary signal
KR950010429A (ko) 동기 및 비동기 복합 수신장치
JPS63164514A (ja) 自動利得制御回路
JPS57207452A (en) Phase shift system for sinusoidal sampling value serial signal
JPS5666941A (en) Transmission system
JPS57106214A (en) Signal processing device for signal delay device
JPS6477336A (en) Clock timing control circuit
ES2048049A2 (es) Procedimiento para la extraccion de un reloj en los sistemas de comunicaciones digitales en rafagas