EP0096896A2 - Signalübertragungsschaltung - Google Patents

Signalübertragungsschaltung Download PDF

Info

Publication number
EP0096896A2
EP0096896A2 EP83105868A EP83105868A EP0096896A2 EP 0096896 A2 EP0096896 A2 EP 0096896A2 EP 83105868 A EP83105868 A EP 83105868A EP 83105868 A EP83105868 A EP 83105868A EP 0096896 A2 EP0096896 A2 EP 0096896A2
Authority
EP
European Patent Office
Prior art keywords
circuit
transistor
signal
control signal
coupled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP83105868A
Other languages
English (en)
French (fr)
Other versions
EP0096896A3 (en
EP0096896B1 (de
Inventor
Takashi Ozawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of EP0096896A2 publication Critical patent/EP0096896A2/de
Publication of EP0096896A3 publication Critical patent/EP0096896A3/en
Application granted granted Critical
Publication of EP0096896B1 publication Critical patent/EP0096896B1/de
Expired legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/131—Digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00078—Fixed delay
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/0015—Layout of the delay element
    • H03K2005/00195—Layout of the delay element using FET's

Definitions

  • the present invention relates to a signal transmitting circuit, and more particularly to a transmitting circuit for a data input signal to a memory.
  • a circuit for amplifying and transmitting a signal a circuit consisting of a plurality of inverters connected in cascade is used.
  • the delay time of the signal transmission from the input to the output of such circuit is the total sum of the delay times of the individual ones of the cascaded inventers. Accordingly, an output signal can be derived after this total delay time, which is a constant, unvarying time.
  • the delay time of each inverter is determined by its output load capacitance and capabilities of a load transistor and a drive transistor, and the output load capacitance is determined depending upon the capacitance of an output line connected to the gate of a drive transistor in the subsequent inverter and the gate capacitance of the drive transistor of the subsequent inverter.
  • a plurality of signal transmitting circuits are provided in an integrated circuit, and logic operations are carried out on the basis of a plurality of signals obtained through the respective signal transmitting circuits.
  • an integrated memory circuit receives a write control signal for controlling write operation mode of the memory and a data input signal to be written as well as address signals from the external, and the data input signal which has been temporarily stored in a buffer is written in a selected memory cell designated by the address signals via a write gate controlled by the write control signal. Consequently, a predetermined timing relation is required among the data input signal, address signals and the write control signal.
  • the response delay characteristic of the signal transmitting circuit for receiving the data input signal must be determined in such manner that the write control data can be surely activated during the period when address selection has been effected by the address signals and the memory is held in a write mode by the write control signal in the integrated memory circuit.
  • the signal transmitting circuit for the data input signal in the aforementioned type memory is desired, in order to effectively utilize a limited writable period within the memory, to achieve a hold effect for the data input signal by quickening response to a leading edge of an input signal, that is, by reducing a delay time, and on the other hand, by choosing a large delay time for a trailing edge of the input signal.
  • Another object of the present invention is to provide a signal transmitting circuit that is suitable as a data buffer for a memory.
  • the signal transmitting circuit is featured by providing a time constant circuit at least one location in a signal transmission path with a time-constant of this time constant circuit varied by a control signal.
  • the time constant circuit may include a transistor inserted serially in the signal transmission path with its conductivity being varied by a control signal and a capacitor coupled between an output side of this transistor and a fixed potential point.
  • the time constant circuit may include a series circuit consisting of a transistor and a" capacitor between the signal transmission path and a fixed potential point, the transistor being controlled by a control signal to selectively add the aforementioned capacitor to the signal transmission path.
  • a logic integrated circuit operable in response to a plurality of input signals, in which a transmission time of one input signal in the logic circuit is controlled by an internal control signal generated within the logic circuit as synchronized with another input signal in such manner that the transmission time of one input signal can be varied by another input signal which generates the internal control signal.
  • a signal transmitting circuit whose delay response characteristic is controlled by a control signal, can be easily realized. Therefore, by making use of such signal transmitting circuits, the functions of the logic circuits and information processors can be greatly improved and expanded.
  • Memory cells MC of flip-flop type are disposed at cross-points between n rows of word lines WL and n columns of digit line pairs (DL, DL ).
  • Each digit line pair (DL, DL) is connected to a data bus pair (DB, DB) through a column selection transistor pair (Q Y1 , Q Y1 ) which operates in response to a column selection signal Y 1 or bhe like.
  • DB, DB To the pair of buses (DB, DB) are applied true and complementary buffer outputs of a data circuit 10 which receives a data input DIN, through a pair of write gate transistors Q and Q', respectively.
  • These write gate transistor Q w and Q w are made conducting upon write operation by an internal write signal WC that is generated by the write signal WE.
  • the write switching MISFET's Q and Q W become conducting, and hence data corresponding to the DIN signal is written in the selected memory cell.
  • the write switching MISFET's Q and Q w do not become conducting, write to any memory cell is not-effected.
  • Fig. 2 is shown a relation between the signal DIN and the output signal of the circuit 10.
  • the output of the DIN circuit 10 is drawn out as effective data having a time difference T 0 with respect to the input DIN to the same circuit.
  • This time difference T 0 would cause inconvenience in the write operation of the memory either in the case where it is too long or in the case where it is too short.
  • Fig. 3 shows the case where a write enable signal WE is applied in a pulse form at a time point t 1 , and at the same time a write data signal DIN is made valid and address input signals are effective, and then the state transfers from a write state to a read state at a time point t 2 .
  • the WE signal is short as shown in Fig. 3 if the time difference T 0 is too long, then an effective write time T v to a selected memory cell that is dependent upon the effective output of the data circuit 10 becomes short, and in the worst case an inconvenience would occur that write operation is impossible.
  • Fig. 4 shows the case where a write state continues for a long time by a low level of WE, and an address input signal and DIN have been switched simultaneously at a time point t . If the time difference T is too short, then since the data circuit output is switched during the period when a write operation to a selected memory cell is still effective, that is, before the selection of the column or row is changed at a time point t E , in the worst case there occurs an inconvenience that inverse input data is rewritten in the same memory cell, resulting in an erroneous write operation.
  • a signal transmitting circuit in which the requirement in the prior art that the time difference T 0 must be regulated to an appropriate value, can be mitigated and hence a margin of DIN for write operation can be broadened.
  • the transmission time T 0 for the input signal DIN is made short, whereas under a long write condition as illustrated in Fig. 4 the transmission time T 0 is elongated, and so, there is an advantage that a margin in time of the input signal DIN for write operation can be broadened.
  • a dash-line block 10' represents a data circuit according to the present invention.
  • Transistors Q 51 to Q 58 are all N-channel MISFET's.
  • This data circuit 1 0 ' comprises a first stage inverter connected to an input terminal DIN and consisting of a depletion type MISFET Q51 and a enhancement type MISFET Q52, a second.stage inverter consisting of a depletion type MISFET Q54 and an enhancement type MISFET Q 55 , a third stage inverter consisting of a depletion type MISFET Q 57 and an emhancement type MISFET Q 58 , a depletion type MISFET Q 53 connected between an output point N 51 of the first stage inverter and an input point N 52 of the second stage inverter and having a signal ⁇ 1 applied to its gate, a depletion type MISFET Q 56 connected between an output point N 53 of the second stage inverter and an input point N 54 of the third stage inverter and
  • the MISFET's Q 55 and Q 56 are used as variable resistors which take a high resistance when the signal ⁇ 1 is at a "0" level and take a low resistance when the signal ⁇ 1 . is at a "1" level.
  • An inverter A 53 connected to a write terminal WE generates an internal write signal WC for controlling write gates Q w and Q w '.
  • a delay circuit DC1 includes two stages of inverters A 54 and A 55 , and it generates the signal ⁇ 1 by delaying the internal write signal WC for a period of T 1 .
  • This data circuit 10' has a large input-output delay characteristic when the signal ⁇ 1 is at a "0" level, while it has a small input-output delay characteristic when the signal ⁇ 1 is at a "1" level.
  • a series circuit of an enhancement type MISFET Q 73 and a capacitor C 71 and a series circuit of an enhancement type MISFET Q 76 and a capacitor C 72 are respectively connected between an output point N 71 of a first stage inverter consisting of a depletion type MISFET Q 71 and an enhancement type MISFET Q 72 and the ground, and between an output point N 73 of a second stage inverter consisting of a depletion type MISFET Q 74 and an enhancement type MISFET Q 75 and the ground, and a signal ⁇ 2 is applied to the gates of the MISFET's Q 73 and Q 76 , so that a high speed transmission characteristic may be obtained when the signal ⁇ 2 is at a "0" level, whereas the capacitors C 71 and C 72 may be respectively added to the nodes N 71 and N 73 to enlarge the corresponding time constant and thereby a low speed transmission characteristic may be obtained when the
  • the signal ⁇ 2 is a signal delayed by a period T 2 with respect to the write signal WE as shown in Fig. 8, which signal ⁇ 2 is produced by passing the signal WC through an inverter delay circuit DC 2 which is composed of inverters A 74 to A 76 . Accordingly, in the data circuit 10", during the delay time T 2 from the moment when the data input DIN has become effective, since the signal ⁇ 2 is at a low level, the MISFET's Q 73 and Q 76 are not conducting. Hence, the loads at the nodes N 71 and N 73 are light, and the input signal transmits quickly to a node N 75 .

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Static Random-Access Memory (AREA)
  • Logic Circuits (AREA)
  • Pulse Circuits (AREA)
  • Dram (AREA)
EP83105868A 1982-06-15 1983-06-15 Signalübertragungsschaltung Expired EP0096896B1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP102618/82 1982-06-15
JP57102618A JPS58220291A (ja) 1982-06-15 1982-06-15 信号伝般時間制御回路

Publications (3)

Publication Number Publication Date
EP0096896A2 true EP0096896A2 (de) 1983-12-28
EP0096896A3 EP0096896A3 (en) 1984-09-05
EP0096896B1 EP0096896B1 (de) 1986-12-30

Family

ID=14332231

Family Applications (1)

Application Number Title Priority Date Filing Date
EP83105868A Expired EP0096896B1 (de) 1982-06-15 1983-06-15 Signalübertragungsschaltung

Country Status (4)

Country Link
US (1) US4573145A (de)
EP (1) EP0096896B1 (de)
JP (1) JPS58220291A (de)
DE (1) DE3368831D1 (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0252945A4 (de) * 1985-12-30 1989-06-13 Eta Systems Inc Abstellsystem für elektronische uhr.

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0644393B2 (ja) * 1986-04-08 1994-06-08 日本電気株式会社 半導体メモリ
JP2590122B2 (ja) * 1987-08-07 1997-03-12 富士通株式会社 半導体メモリ
JP2572607B2 (ja) * 1987-09-25 1997-01-16 セイコーエプソン株式会社 半導体記憶装置
JP2941817B2 (ja) * 1988-09-14 1999-08-30 株式会社日立製作所 ベクトル処理装置
US5327392A (en) * 1989-01-13 1994-07-05 Kabushiki Kaisha Toshiba Semiconductor integrated circuit capable of preventing occurrence of erroneous operation due to noise
KR100355229B1 (ko) * 2000-01-28 2002-10-11 삼성전자 주식회사 카스 명령의 동작 지연 기능을 구비한 반도체 메모리 장치및 이에 적용되는 버퍼와 신호전송 회로

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3155959A (en) * 1960-11-04 1964-11-03 Westinghouse Electric Corp Timed output pulse providing device responsive to digital input signals
DE1524231A1 (de) * 1966-03-17 1970-04-30 Telefunken Patent Rechenmaschine mit einem Verzoegerungs-Umlaufspeicher
JPS5022593B1 (de) * 1970-06-15 1975-07-31
DE2553517C3 (de) * 1975-11-28 1978-12-07 Ibm Deutschland Gmbh, 7000 Stuttgart Verzögerungsschaltung mit Feldeffekttransistoren
US4272834A (en) * 1978-10-06 1981-06-09 Hitachi, Ltd. Data line potential setting circuit and MIS memory circuit using the same
JPS5587384A (en) * 1978-12-22 1980-07-02 Hitachi Ltd Semiconductor memory circuit
JPS5851354B2 (ja) * 1980-10-15 1983-11-16 富士通株式会社 半導体記憶装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0252945A4 (de) * 1985-12-30 1989-06-13 Eta Systems Inc Abstellsystem für elektronische uhr.

Also Published As

Publication number Publication date
US4573145A (en) 1986-02-25
JPH0237039B2 (de) 1990-08-22
EP0096896A3 (en) 1984-09-05
JPS58220291A (ja) 1983-12-21
EP0096896B1 (de) 1986-12-30
DE3368831D1 (en) 1987-02-05

Similar Documents

Publication Publication Date Title
US4417328A (en) Random access semiconductor memory device using MOS transistors
US4806786A (en) Edge set/reset latch circuit having low device count
EP0090632B1 (de) Statische Randomspeicheranordnung
EP0166540B1 (de) Halbleiterspeicheranordnung
US3971960A (en) Flip-flop false output rejection circuit
US4733112A (en) Sense amplifier for a semiconductor memory device
US5459421A (en) Dynamic-static master slave flip-flop circuit
EP0095179A2 (de) Statische Speicherschaltung
EP0176226B1 (de) Halbleiterschaltung
JP3169987B2 (ja) 入力緩衝回路を含む集積回路
EP0235889B1 (de) Datenleseschaltung für eine Halbleiter-Speichervorrichtung
US4093875A (en) Field effect transistor (FET) circuit utilizing substrate potential for turning off depletion mode devices
EP0096896A2 (de) Signalübertragungsschaltung
US4198700A (en) Column decode circuit for random access memory
US5384736A (en) Data output circuit of a semiconductor memory device
US4420695A (en) Synchronous priority circuit
US4567575A (en) Voltage level compensating interface circuit for inter-logic circuit data transmission system
EP0458213B1 (de) Steuerschaltung zum Steuern eines Betriebsmodus in einem pseudo-statischen RAM
US4823322A (en) Dynamic random access memory device having an improved timing arrangement
US3786277A (en) Circuit arrangement of mos transistors operating according to the dynamic principle for decoding the addresses for an mos memory
US5631865A (en) Data outputting circuit for semiconductor memory device
US3875426A (en) Logically controlled inverter
US4800552A (en) Semiconductor memory device with reset signal generating circuit
JPH0660665A (ja) 半導体スタティックｒａｍのビット線負荷回路
GB2172761A (en) Sense amplifier for semiconductor ram

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): DE FR GB

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Designated state(s): DE FR GB

17P Request for examination filed

Effective date: 19840816

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

ET Fr: translation filed
REF Corresponds to:

Ref document number: 3368831

Country of ref document: DE

Date of ref document: 19870205

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20020610

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20020612

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20020619

Year of fee payment: 20

REG Reference to a national code

Ref country code: GB

Ref legal event code: 732E

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20030614

REG Reference to a national code

Ref country code: GB

Ref legal event code: PE20

REG Reference to a national code

Ref country code: FR

Ref legal event code: TP