EP0149399B1 - Steuervorrichtung für graphische Darstellung - Google Patents

Steuervorrichtung für graphische Darstellung Download PDF

Info

Publication number
EP0149399B1
EP0149399B1 EP19840402739 EP84402739A EP0149399B1 EP 0149399 B1 EP0149399 B1 EP 0149399B1 EP 19840402739 EP19840402739 EP 19840402739 EP 84402739 A EP84402739 A EP 84402739A EP 0149399 B1 EP0149399 B1 EP 0149399B1
Authority
EP
European Patent Office
Prior art keywords
memory
data
word
image
modification
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
EP19840402739
Other languages
English (en)
French (fr)
Other versions
EP0149399A2 (de
EP0149399A3 (en
Inventor
Richard Diot
Daniel Polisset
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thales SA
Original Assignee
Thomson CSF SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson CSF SA filed Critical Thomson CSF SA
Publication of EP0149399A2 publication Critical patent/EP0149399A2/de
Publication of EP0149399A3 publication Critical patent/EP0149399A3/fr
Application granted granted Critical
Publication of EP0149399B1 publication Critical patent/EP0149399B1/de
Expired legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/02—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
    • G09G5/022—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed using memory planes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/393—Arrangements for updating the contents of the bit-mapped memory

Definitions

  • the present invention relates to graphic display controllers ensuring the coupling between a pilot microprocessor and a graphic display device and its associated screen memory.
  • One of the main roles of such a controller is to ensure the management of the screen memory both for the display and maintenance of the stored image and for the modifications of this stored image from guiding parameters. received from the pilot microprocessor.
  • the present invention relates more specifically to a graphic display controller on the interface circuits with the screen memory making it possible to ensure modifications on an image the elementary points of which are each defined with a plurality of appearance bits, in number greater than 2, which are stored in as many individual memory plans assigned to the different possible display aspects.
  • a graphic display controller such as that known under the name J.LPD 7220 from the firm NEC and described in the article entitled “Graphic coprocessor, J.LPD 7220: architecture and operation published in the review Minis et Micros n ° 196 , October 1983 - pages 63 and following, essentially comprises a control processor, a coupling interface with the pilot microprocessor and a coupling interface with the graphic display device and its screen or maintenance memory.
  • the interface between the pilot microprocessor and the control processor essentially comprises a bidirectional bus for data and address transfer which enables the creation of an image displayed by the graphic display device.
  • the interface between the control processor and the graphic display device essentially comprises a video sync generator which provides the basic signals for scanning the screen.
  • the interface between the control processor and the screen memory includes a memory sequence generator which develops two cycles for the screen memory: a refresh cycle for the displayed image and a cycle for modifying the stored image. ; this memory sequence generator delivers two control signals necessary for controlling the screen memory.
  • This interface between the maintenance or screen memory control processor further comprises, connected to the processor by an address and data bus, a circuit for multiplexing the image data and their addresses, ensuring on the one hand the bilateral data exchanges between the control processor and the memory and on the other hand the addressing of the memory.
  • the control processor is programmed to essentially ensure the automatic management of the screen memory during the display and maintenance of the stored image, the definition of the modifications to be carried out on the stored image from the signals it receives from the pilot microprocessor and the execution of these modifications.
  • the circuit for multiplexing data and addresses, the interface between the control processor and the screen memory advantageously makes it possible to have image data coming from or going to memory on the same bidirectional bus. screen, or addresses relating to this data. It is associated on the one hand with an address output circuit and on the other hand with a data switching circuit.
  • the address output circuit advantageously makes it possible to store the image data in the form of words, in particular of 16 bits, and to allocate only one address per word, and, thereby, to make compatible the response time of the memories and of the control processor with a frequency of scanning of the image points on the screen and a density of high image points which ensure an effect of displayed image continuity.
  • This address output circuit also makes the length of the addresses compatible, which in particular must be defined on at least 13 bits for an image of 512 ⁇ 256 points defined in words of 16 bits, with the existing current memories with bus. addressing to 8 conductors, by delivering in two stages such a complete address received at one time from the data and address multiplexing circuit.
  • the data switching circuit of the screen memory control processor ultertace has the function, during the stored image modification cycles, of establishing the appropriate connections between a bus connecting it to the screen memory and the bidirectional bus connecting it to the control processor through the data and address multiplexing circuit, to replace a data word read from the screen memory with a modified data word defined at the level of the control processor. This substitution is carried out through a logical routing circuit.
  • control processors are however capable of processing only one aspect bit at a time. If they are therefore perfectly suited for controlling the modification of an image stored in the screen memory associated with a monochrome display device, without brightness scale or flashing On the other hand, they cannot be used directly, with a graphic display device with display with brightness scale or in several colors, to control the modification of the image stored in the different memory planes. It would then be possible either to use a command processor per memory plane or to use only one command processor but to assign it successively to each of the memory planes, in order to carry out modifications in different memory planes. The disadvantages of such resulting controllers would be the cost for the first solution above and the slowness for the second.
  • the object of the present invention is to avoid these drawbacks by allowing, by means of a particular interface circuit between the control processor and the screen memory in the form of a plurality of memory planes, simultaneous access to several memory plans for modifying the stored image.
  • each of said data correcting devices comprises means for performing logical functions of binary value inversion, forcing to value 0, forcing to value 1, of each of the bits of the data word read that 'it receives from the memory plan to which it is assigned.
  • the graphic display controller illustrated ensures the coupling between a pilot microprocessor 1 and a graphic display device 2, with cathode-ray tube for color display 20 and associated video signal generator 21, and its screen memory made up, here, of four separate memory plans 3A, 3B, 3C and 3D.
  • These four memory planes are assigned to the memorization of the image defined in several aspects, for example in three different colors and a blinking aspect.
  • Each memory plane will therefore contain, for each image point, a bit for controlling all or nothing each of the three beams of the three-color tube and the blinking aspect of this point.
  • Each of these memory planes 3A to 3D advantageously stores the image in the form of words at 16 bits per address, the bits defining successive points of this image for each display aspect.
  • the memory plans will therefore be connected to the display device 2 through individual parallel-series converters 4A, 4B, 4C and 4D; the outputs of these converters supply the video signal generator 21.
  • the graphic display controller essentially comprises a control processor 5, an interface circuit with the pilot microprocessor, represented simply by a bidirectional link bus 6 between the pilot microprocessor 1 and the. control processor 5, but also including in particular memories, and output interface circuits, essentially 7 to 10, between the control processor 5 and the display device 2 and its screen memory 3A to 3D.
  • the control processor essentially manages the operations for displaying and maintaining the stored image and the operations for modifying the stored image, as a function of the image storage mode adopted which, in the example chosen, is performed in the form of 16-bit words per address in the various memory plans.
  • a clock signal generator not shown, supplies it with clock signals H necessary for the management of these operations carried out from the addresses for reading or writing in the memory planes, relating to the 16-bit words concerned, that he elaborates.
  • this command processor "interprets the command received, determines the image points to modify, and defines for each image point to modify the address of the stored word containing it and the position of the bit concerned in this word.
  • Such a control processor is as such known. It will for example conform to that of the graphic display controller known under the reference ⁇ PD 7220 from the company NEC.
  • the output interface circuits include a video synchro generator 7, connected by a bus 17 to the control processor 5, generating the control signals for scanning the screen of the display device 2 which it delivers to it by links. symbolized at 27. They further include a memory sequence generator 8 connected by a bus 18 to the control processor 5, generating for the screen memory, or the four memory planes which constitute it, two operating cycles, the one for the display and the maintenance of the image called image refresh cycle and the other for the modification of the image called image modification cycle, and delivering two signals ALE (Address Latch Enable Output) and DBIN (Display Memory Read Input Flag) for the corresponding control of screen memory.
  • This memory sequence generator 8 is connected to a logic circuit 28 for controlling the screen memory which consequently applies, to the memory planes 3A to 3D, read signals R during the image refresh cycles and signals of reading R then of writing W during the image modification cycles.
  • These interface circuits also include a multiplexer circuit for image data and addresses 9 connected to the control processor 5 by a bus 19.
  • This multiplexer circuit 9 is connected by the same bidirectional bus 29 on the one hand to a circuit of address output 30 itself connected to the addressing inputs of each memory plane by another bus 39 with 8 conductors, in accordance with the usual design of the memory plane addressing buses and on the other hand to a circuit of data switching 10.
  • This multiplexer circuit 9 allows the same bus 29 to be used as the address output bus and the data input or output bus.
  • the address output circuit 30 makes compatible the length of the addresses at least 13 bits necessary for the storage of 2 13 words each of 16 bits defining the image memorized in each memory plane, for a display of the image in 256 lines each at 512 image points, with the length of the possible 8-bit addresses on the addressing inputs of each memory plane. It delivers each address word with at least 13 bits, which it receives from bus 29, in two stages on bus 39 and in the form of two successive address words.
  • This address output circuit is controlled by the ALE signal delivered by the memory sequence generator 8.
  • These output interface circuits comprising the video sync generator 7, the memory sequence generator 8 and the multiplexer circuit 9 are also as such already known, they are in particular in accordance with those incorporated in the aforementioned graphic display controller. from the firm NEC.
  • these interface circuits 7 to 9 ensure the simultaneous reading control of the four memory planes, triggered by the ALE signal and transmitted by the signal R to the memory planes.
  • the four 16-bit words per stored address are applied by buses 43A, 43B, 43C and 43D to the corresponding serial-parallel converters 4A to 4D which deliver them, bit by bit, to the display device 2 in synchronism with the screen scan.
  • the data switch 10 connected to the bidirectional bus 29 is intended to ensure the modifications of the stored image, on the basis of guiding parameters defining these modifications delivered by the pilot microprocessor 1 and received by the control processor 5.
  • this data switch 10 makes it possible to intervene simultaneously on different memory planes from the single control processor 5 of this graphic display controller.
  • the data switch comprises a routing circuit 11 connected to the bidirectional bus 29 and having an input bus 22 and an output bus 23; it also receives the DBIN signal for its command, during a memorized image modification cycle.
  • the bus 29 provides the link between the routing circuit 11 and the control processor 5 through the multiplexer circuit 9.
  • the bus 22 is connected to a generator 12 of word dp fictitious image data called hereinafter transposition word , of the same length as that of the image data words stored by address but the bits of which are all set, under the control of the pilot microprocessor 1, to the same value, for example 0, and force the bus 22 to this value.
  • the output bus 23 is connected to four data correcting devices 13A, 13B, 13C and 13D assigned to the four memory planes 3A, 3B, 3C and 3D respectively, to which it transmits a modification control word, hereinafter called mask.
  • Each of these data correcting devices has, in addition to control inputs connected to the bus 23, data inputs and outputs connected to the outputs and data inputs of the memory plane to which this correction device is assigned and operating mode control inputs linked to the pilot microprocessor 1.
  • Buses 43A to 43D transmit the data from the memory plans to the corresponding corrective devices.
  • Buses 24A to 24D transmit the data from these correcting devices to the corresponding memory plans.
  • Links 25A, 25B, 25C and 25D, belonging to an output bus 25 of the pilot microprocessor 1, ensure the distribution of control signals emitted by the pilot microprocessor on the correcting devices 13A to 13D.
  • buses 29, 22, 23, 43A to 43D, 24A to 24D will have a capacity of at least 16 conductors, for the 16-bit words which they transmit put, buses 25 and 39 will advantageously be 8 conductors.
  • This interface circuit 10 intended to ensure the modification of the stored image data words cooperates with the multiplexing circuit 9 during each data modification cycle generated by the generator 8.
  • the address output circuit 30 receives the address word of the image data word to be modified.
  • the address of this word delivered in two stages on the bus 39 will allow the reading of the words of corresponding image data stored in the various memory planes and their reception in the respective correcting devices 13A to 13D.
  • the routing circuit 11 provides the appropriate connections between the buses 22, 29 and 23.
  • This routing circuit receives the transposition word from the bus 22, and transmits it to the control processor 5 by bus 29 and the multiplexing circuit 9. It receives in return by bus 29, a new word of the same length, developed in response to the transposition word received and at the bit position to be modified available to the control processor, the needle and delivers it on its output bus 23.
  • the transposition word received at the level of the control processor 5, the transposition word received, by the very fact of its composition of bits of the same level, cannot "denature the bit position information to be modified which is available to this processor. It therefore follows that the bit position function to be modified is found in the new resulting word developed and applied, by buses 29 and 23, to all the data correcting devices 13A to 13D which use it individually as mask word for all the bits of the data image word received, except for the bit to be modified.
  • the modification defined simultaneously in position by the word mask, is moreover defined individually in kind by the various control signals which are transmitted to them from the pilot microprocessor by the bus 25. Due to the definition in all or nothing of each picture point for each of its different aspects, which has been adopted, the possible modifications of the bit designated in each word of image data will be limited; they will consist either of a forcing to the value 1, or to a forcing to the value 0, or to an inversion of its value.
  • the control signal applied to each of the four correcting devices by two of the eight links on bus 25 will therefore define the absence of modification or one of these possible modifications for each of the image data words received from the memory card concerned. .
  • Each correcting device therefore generates the resulting image data word from the image data word received from the memory plane to which it is assigned, from the mask word and from the specific control signal which are applied to it.
  • the correcting devices 13A to 13D implementing simple logic functions, with a selection of one of these functions by the received control signal, are of obvious design for those skilled in the art, consequently, a particular structure of these devices is therefore not given below.
  • each of the four memory planes In a last phase of the image data modification cycle, each of the four memory planes, written by the signal W delivered by the memory sequence generator 8, receives the word of image data available on the sound outputs. corrective device. This image data word is stored at the reading address of the memory planes, defined at the start of this data modification cycle.
  • any data modification cycle relates both to the different memory planes of the image and this by using only one control processor. From the described embodiment, it is easily understood that a modification to be carried out relating only to some of the memory planes can be easily obtained from the control signals applied to the correcting devices and that this modification can also be different from one of these. memory plans to another.
  • a modification to be carried out on all of the memory plans, or simply on a part of them, can also be obtained by distribution, through logic gates assigned to each of the memory plans and individually controlled accordingly. by the pilot microprocessor, of the write signal W, at the end of the data modification cycle.
  • Another advantage of the present invention lies in the easy adaptation of a monochrome graphic display controller into a full color graphic display controller or to a plurality of image display aspects.
  • the control processor and its interface circuits with the pilot microprocessor and the screen memory remain unchanged, except for the data switch.
  • This data switch itself due to the application of the transposition word, which constitutes a particular fictitious word of image data, advantageously uses as switching circuit 11 the data switching circuit of a monochrome controller this although, from one to the other of these two types of controllers, the resulting function (namely transfer to the output bus of the modified word for the switching circuit in a monochrome display controller and transfer to the mask word output bus for the routing circuit in the controller according to the present invention) is different.
  • the data switch circuit according to the invention and the resulting graphic display controller lend themselves to the use of an image memory with separate memory planes for each aspect organized in words of any length, different from 16 bits, according to the charac control processor. It can in particular also, by using functions available in the control processor to define therein at the same time the positions of several bits to be modified in the same image data word, deliver a mask signal translating, at the level of the correcting devices , the positions of these different bits in the image data word that each of them receives.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)

Claims (2)

1. Graphikanzeige-Steuerung mit einem Steuerprozessor, einer Schnittstellenschaltung zum bilateralen Austausch mit einem Leitmikroprozessor und Ausgangsschnittstellenschaltungen, die durch den Steuerprozessor gesteuert werden und die mit einer Graphikanzeigevorrichtung verbunden sind und einem zugeordneten Bildschirmspeicher, welcher aus mehreren Speicherebenen besteht, die jeweils der Speicherung eines Bildes für dessen verschiedene Anzeigeaspekte zugewiesen sind, und worin die obengenannten Ausgangsschnittstellenschaltungen Mittel umfassen, um ein Video-Synchronisationssignal zu erzeugen, ein sogenanntes Speichersequenzsignal zu erzeugen, das aus Bild-Auffrischzyklen für seine Anzeige und aus Datenveränderungszyklen für die Veränderung des gespeicherten Bildes besteht, und ein Adressiersignal für den obengenannten Bildschirmspeicher zu erzeugen, zum Auslesen und Schreiben von Bilddatenwörtern, und mit einem Datenschalter, der mit dem obengenannten Bildschirmspeicher verbunden ist, um eine Veränderung des gespeicherten Bildes an der vom Adressiersignal definierten Adresse während jedes Datenveränderungszyklus zu gewährleisten, dadurch gekennzeichnet, daß der obengenannte Datenschalter umfaßt:
- einen Generator (12) für ein fiktives Bilddatenwort, als Transpositionswort bezeichnet, dessen jeweilige Bits denselben Wert aufweisen,
- mehrere Datenkorrekturvorrichtungen (13A - 13D), wovon jede einerseits mit einer der Speicherebenen (3A - 3D), der sie zugewiesen ist, verbunden ist, um aus dieser Speicherebene ein ausgelesenes Datenwort zu erhalten und ihr ein verändertes Datenwort abzugeben, und andererseits, mit dem Leitmikroprozessor (1) verbunden ist, um ein Betriebsmodus-Steuersignal zu empfangen,
- und eine Umlenkschaltung (11), die den obengenannten Transpositionswortgenerator (12) mit dem obengenannten Steuerprozessor (5) koppelt und die auf einem mit dem obengenannten Korrekturvorrichtungen gemeinsam verbundenen Ausgangsbus (23) ein sogenanntes Maskenwort als Antwort abgibt, welches wenigstens die Position eines der zu verändernden Bits in den Datenwörtern definiert, die von den verschiedenen Korrekturvorrichtungen der jeweiligen Speicherebenen empfangen werden,
2. Graphikanzeige-Steuerung nach Anspruch 1, dadurch gekennzeichnet, daß jede der Datenkorrekturschaltungen (13A - 13D) Mittel umfaßt, um logische Funktionen zu verwirklichen, durch die jedes der Bits des ausgelesenen Datenworts, welche sie aus der Speicherebene, welcher sie zugeordnet ist, empfängt, in Binärwert zu invertieren, auf den Wert 0 zu setzen oder auf den Wert 1 zu setzen.
EP19840402739 1984-01-11 1984-12-27 Steuervorrichtung für graphische Darstellung Expired EP0149399B1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR8400355 1984-01-11
FR8400355A FR2557998B1 (fr) 1984-01-11 1984-01-11 Controleur de visualisation graphique.

Publications (3)

Publication Number Publication Date
EP0149399A2 EP0149399A2 (de) 1985-07-24
EP0149399A3 EP0149399A3 (en) 1985-08-28
EP0149399B1 true EP0149399B1 (de) 1988-07-27

Family

ID=9300009

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19840402739 Expired EP0149399B1 (de) 1984-01-11 1984-12-27 Steuervorrichtung für graphische Darstellung

Country Status (3)

Country Link
EP (1) EP0149399B1 (de)
DE (1) DE3473074D1 (de)
FR (1) FR2557998B1 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3702220A1 (de) * 1987-01-26 1988-08-04 Pietzsch Ibp Gmbh Verfahren und einrichtung zur darstellung eines gesamtbildes auf einem bildschirm eines bildschirmgeraetes
US4893116A (en) * 1987-11-16 1990-01-09 Ncr Corporation Logical drawing and transparency circuits for bit mapped video display controllers

Also Published As

Publication number Publication date
EP0149399A2 (de) 1985-07-24
FR2557998B1 (fr) 1986-04-11
DE3473074D1 (en) 1988-09-01
EP0149399A3 (en) 1985-08-28
FR2557998A1 (fr) 1985-07-12

Similar Documents

Publication Publication Date Title
US5099331A (en) Apparatus for overlaying a displayed image with a second image
EP0530760B1 (de) Dynamische Speicherzuordnung für einen Rasterpuffer eines räumlichen Lichtmodulators
US5129059A (en) Graphics processor with staggered memory timing
US5909225A (en) Frame buffer cache for graphics applications
FR2589601A1 (fr) Organisation de memoire notamment pour systeme d'affichage a ordinateur et procede d'organisation
FR2544898A1 (fr) Dispositif d'affichage video sur ecran d'affichage par balayage d'une trame ligne par ligne et point par point
US6529198B1 (en) Parallel rendering device
FR2566951A1 (fr) Procede et systeme pour l'affichage d'informations visuelles sur un ecran par balayage ligne par ligne et point par point de trames video
JPH01140863A (ja) 表示可能な情報を重ね合わせるための方法と装置
US5258843A (en) Method and apparatus for overlaying displayable information
KR890004235A (ko) 데이타 변조장치
US6433788B1 (en) Dual fragment-cache pixel processing circuit and method therefore
EP0202166A1 (de) Virtuelle Bildspeicherschaltung für vielfache Bildfenster
EP0149399B1 (de) Steuervorrichtung für graphische Darstellung
US4769637A (en) Video display control circuit arrangement
FR2536884A1 (fr) Reseau de transfert de donnees entre plusieurs processeurs et une memoire
EP0108674A1 (de) Graphisches Terminal mit Punktspeicher, ausgerüstet mit einem System zum Schreiben von Bildgewebesignalen in einen Bildspeicher
EP0161175B1 (de) Einrichtung zum Modifizieren des Aspektes der Bildpunkte auf einem Bildschirm eines graphischen Anzeigegerätes
US4970501A (en) Method for writing data into an image repetition memory of a data display terminal
US4647971A (en) Moving video special effects system
EP0178219B1 (de) Verfahren zur Verarbeitung von synthetischen Videobildern für Anzeige in Echtzeit und mit hoher Informationsdichte und dieses Verfahren verwendende Anordnung
JPS62113078A (ja) 表示装置
EP0201428B1 (de) Steuerungsschaltung für eine graphische Maschine und Verwendung dieser Schaltung in einer interaktiven graphischen Maschine
FR2637996A1 (fr) Circuit pour executer a grande vitesse certaines operations booleennes de traitement de trame pour affichage sur l'ecran d'une station de travail
BE1001069A3 (fr) Systeme d'affichage a balayage de trame avec generateur de caracteres a memoire a acces aleatoire.

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Designated state(s): DE GB IT NL

AK Designated contracting states

Designated state(s): DE GB IT NL

17P Request for examination filed

Effective date: 19851209

17Q First examination report despatched

Effective date: 19870821

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: THOMSON-CSF

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE IT

ITF It: translation for a ep patent filed
REF Corresponds to:

Ref document number: 3473074

Country of ref document: DE

Date of ref document: 19880901

RAP4 Party data changed (patent owner data changed or rights of a patent transferred)

Owner name: THOMSON-CSF

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19901126

Year of fee payment: 7

ITTA It: last paid annual fee
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Effective date: 19920901