EP0269174A2 - Logischer Schaltkreis zur Erweiterung einfarbiger Bildmuster in Farbe und Video-Prozessor mit einem solchen logischen Schaltkreis - Google Patents

Logischer Schaltkreis zur Erweiterung einfarbiger Bildmuster in Farbe und Video-Prozessor mit einem solchen logischen Schaltkreis Download PDF

Info

Publication number
EP0269174A2
EP0269174A2 EP87202226A EP87202226A EP0269174A2 EP 0269174 A2 EP0269174 A2 EP 0269174A2 EP 87202226 A EP87202226 A EP 87202226A EP 87202226 A EP87202226 A EP 87202226A EP 0269174 A2 EP0269174 A2 EP 0269174A2
Authority
EP
European Patent Office
Prior art keywords
latch
source
image
register
destination
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP87202226A
Other languages
English (en)
French (fr)
Other versions
EP0269174A3 (de
Inventor
Craig Alden Mac Kenna
Jan-Kwei Jack Li
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Gloeilampenfabrieken NV
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Gloeilampenfabrieken NV, Koninklijke Philips Electronics NV filed Critical Philips Gloeilampenfabrieken NV
Publication of EP0269174A2 publication Critical patent/EP0269174A2/de
Publication of EP0269174A3 publication Critical patent/EP0269174A3/de
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/02—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
    • G09G5/024—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed using colour registers, e.g. to control background, foreground, surface filling

Definitions

  • This invention pertains to the general field of video display controllers or raster scan display controllers which are used in computer system.
  • it pertains to a logic circuit which is used to expand a monochrome image to a color image while minimizing memory storage requirements for a multicolor display.
  • Most presently available video display systems include a processor, a video controller, a display memory containing a single actual screen image, further system memory, and a raster scan video display.
  • the video controller In normal or steady-state operation, the video controller continually reads out the contents of the display memory and transforms the information read into signals which control the raster scan beam during its active display time.
  • the video controller also provides the horizontal and vertical retrace signals at appropriate intervals, and blanking of the raster scan beam during retrace.
  • the processor also has access to the display memory, so that it can change the actual screen image. This access may either be "through” the video controller or "around” it.
  • the subject invention applies to the former type of system. In either case, use of the display memory typically involves careful control of updating accesses and display accesses to prevent image breakup while the video image is being changed.
  • An improved video controller incorporating the present invention is a logic circuit which has an address module and at least one data module.
  • the controller is designed to work with an external processor which generates the necessary instructions.
  • the major function of the address module is to generate both video addresses and update addresses, while the data modules are used to collect and integrate video data that have been read out from the display memory.
  • the data output from the data module passes through high speed shift registers and a look-up table to a CRT display.
  • the major parts of the address module are a synchronous signal generator, a window controller, an update controller and an interface controller.
  • the address module also has the ability to update the contents of the display memory according to instructions passed from the host system. Thus, the host system itself does not have to access display memory to insert characters or graphic elements into display memory. It only passes the appropriate instructions and/or data to the controller.
  • the present application pertains to a novel feature in the update controller.
  • the controller can be programmed to express a -zero- in the source pattern in either of two ways: a) by changing the corresponding pixel to the color code previously programmed into a background color latch, or b) by leaving the corresponding pixel unchanged.
  • a) by changing the corresponding pixel to the color code previously programmed into a background color latch or b) by leaving the corresponding pixel unchanged.
  • the former mode of operation the entire region of the screen occupied by the image is changed to a new foreground/background image.
  • the image is drawn "over" a preexisting background.
  • the operation is controlled by foreground color and background color registers, each of which has the number of bits needed to represent one pixel color code; the BPP register, which defines the number of bits per pixel; and a single bit register, write/overlay, which determines whether or not the background is to be changed.
  • a control unit begins active operation by fetching one word of the monochrome source pattern from the display memory and strobing it into a "Source Latch" in the expander.
  • the function of the expander is to convert this source pattern into 1, 2, 4 or 8 words on its output.
  • a programmed logic array in the expander performs this expansion by taking the word from the source latch, the contents of BPP (how much to expand), and the contents of register CT (which controls which word of a multi-word expansion is being done).
  • a 4-to-1 multiplexer produces the "empty" output which tells the control unit when a new word must be fetched from the source pattern.
  • the control unit then fetches a word from the destination pattern and strobes it into the destination latch in the pattern generator.
  • a smart control unit could omit this step, except for the first and last word of a scan line.
  • a 2-to-1 multiplexer then selects between the destination data and the background latch, under control of a write/overlay register bit. For each bit, the corresponding output from the expander controls whether the display output is from the foreground latch or the 2-to-1 multiplexer. The resulting display is then colored and/or expanded according to the preprogrammed parameters.
  • the expansion of a monochrome image pattern to a multicolor form and/or the horizontal expansion of a character/image is programmable by the user and effected by a logical circuit. Furthermore, the same expansion circuitry is used for any level expansion. This feature adds flexibility to the system and widens its applicability. Although hereinafter, a CRT-display is described, other color display technologies would be applicable.
  • a bit-mapped raster scan video (CRT) controller has an address module and a data module.
  • This controller provides hardware support for windows in a bit-mapped alphanumeric and graphic raster scan video (CRT) display system used in a computer system having one or more main processors and is particularly advantageous for use with multi­tasking operating systems. It typically includes logical circuits whereby a description of overlapping windows can be programmed.
  • the major parts of the address module are a synchronous signal generator, a window controller, an update controller and an interface controller. This application is directed primarily to the update controller of the address module.
  • the major function of the address module is to generate both video addresses and update addresses, while the data modules are used to collect and integrate the display patterns that have been read out from the display memory. The data output by the data module(s) then goes through high speed shift register(s) and color look-up tables to the video display.
  • the address module also has the ability to update the contents of the display memory according to the instructions passed from the host system. Therefore, the host processor does not have to access the display memory when it wants to insert some characters or graphic elements into the display memory. Instead, it only needs to pass appropriate instructions to the address module.
  • the address module After receiving the instructions passed from the host system, the address module executes them one by one like a special purpose microprocessor. Since the whole procedure is controlled by the internal hardware, updating can be done within a very short time. Typically the insertion speed is 5 to 50 times faster than a software procedure on the host processor.
  • Figure 1 shows the block structures of an Update Controller. It comprises an Expander 1, Pattern Shifter 2, Mask Generator 3, Pattern Generator 4, and Update Control Unit 5, and is connected to internal bus 6.
  • the Update Control Unit 5 is used to update the display memory according to the instructions passed to it from the host system.
  • the main update function provided by the Update Control Unit 5 is to insert characters and graphics elements into the display memory.
  • a block move can be implemented as a special case of character insertion. In this mode, operation is similar to a monochrome character insertion operation.
  • the expander may be used in a monochrome display mode to magnify the display patterns in the horizontal direction by a "zoom" factor of either 2, 4 or 8 times.
  • Source words are read from display memory (not shown) via Internal Data Bus 6 and placed in a Source Latch 7.
  • Each source word has 16 bits and represents a part of an overall monochrome pattern that can either be expanded to a color form with 2, 4 or 8 bits per pixel or can be left in its incoming monochrome form with 1 bit per pixel.
  • BPP latch 8 The choice among these four alternative functions is determined by the preprogrammed contents of a BPP latch 8. This latch has 2 bits; its contents are encoded as follows:
  • the process of inserting a bit-mapped pattern into display memory may be divided into one or more major sections which correspond to successive scan lines on the screen. Each such major section is further divided into one or more successive 16-bit "destination words".
  • a CT Counter 9 and 4-to-1 Multiplexer 11 function together to inform the Update Control Unit 5 when a new source word is needed by generating a signal named UEEMP which is fed back to the Update Control Unit 5.
  • the CT Counter 9 is a 4-­bit binary counter which is cleared whenever the Update Control Unit 5 loads a source word into Source Latch 7.
  • the clear signal is produced by OR-gate 6 that combines the write and reset signals for Source Latch 7.
  • the counter is incremented by 1 for each destination word that is processed and written back to memory.
  • the 4-to-1 Multiplexer 11 has as its data inputs the four output bits of CT Counter 9 and the two outputs of the BPP Latch 8 as its control inputs. It functions as indicated in Table 2. Thus, when UEEMP is 1, it is a signal to the Update Control Unit 5 that a new source word is needed.
  • Expansion Logic 12 takes as its inputs the 16 outputs of Source Latch 10, the 2 outputs of the BPP latch 8, and the three less-­significant outputs of the CT counter 9. It uses these to divide the source word into 1, 2, 4 or 8 equal segments having 16, 8, 4 or 2 bits each respectively, depending on the BPP value. Each such segment corresponds to one destination word, and for each segment the Expansion Logic produces a 16-bit word at its outputs, having 1, 2, 4 or 8 consecutive bits (respectively) equal to the value of 1 bit of the segment.
  • the operation of the Expansion Logic 12 is exemplified in Figure 3, for a BPP value of 10, that is, 4 bits/pixel.
  • the Expansion Logic can be a set of logic gates or a Programmable Logic Array (PLA). In either case, the Expansion Logic operates according to the logic equations in Tables 3a, 3b.
  • PLA Programmable Logic Array
  • CT0 is the least-significant bit from the CT counter 8 thru CT3 is the most-significant bit from the CT counter 8 I0 is the least-significant bit from the source latch 6 thru I15 is the most-signficiant bit from the source latch 6 BBP0 is the less-significant bit from the BPP latch 7 BBP1 is the more-significant bit from the BPP latch 7
  • the outputs of the Expansion Logic are stored in a 16-bit Latch 13, and are captured therein at the same time the CT Counter 9 is signalled to increment, that is, once for each destination word processed and written into memory.
  • the outputs of Latch 13 constitute the output of the Expander 1 to the Pattern Shifter 2.
  • the Pattern Shifter 2 aligns the output of the Expander 1 to correspond to "destination" data read from display memory. This function is not necessary to implement the present invention. For clarity of explanation, the Pattern Shifter is herein assumed to propagate the output from the Expander 1 to the Pattern Generator 4, without change.
  • the pattern to be inserted into display memory can start and end at any pixel on the screen, and can be any number of pixels in width, it is typical for part of the first and last destination words of each major section to remain unchanged by the insertion process.
  • the function of the Mask Generator 3 is to produce the bit patterns required for proper operation of the Pattern Generator 4, so that such parts of such first and last destination words remain unchanged. However, this function is also not necessary to implement the present invention.
  • the pattern to be inserted does indeed affect the entire first and last destination words of each major section, in which case the Mask Generator 3 outputs all zeroes to the Pattern Generator 4.
  • the Pattern Generator 4 combines, for each destination word in each major section, some or all of the following information:
  • Figure 4 shows details of the Pattern Generator 4.
  • certain registers are preprogrammed (e.g., by a system microprocessor).
  • Write/Overlay Register 55 is programmed to the "Write” state if pixels corresponding to zeroes in the monochrome are to be changed to the contents of the Background Color Register, or to the "Overlay” state if such pixels are to be left unchanged in display memory.
  • Foreground Color Register 54 is programmed to contain the value to which pixels corresponding to -ones- in the monochrome pattern are to be changed. If Write/Overlay Register 55 is programmed to "Write", then Background Color Register 53 is programmed to contain the value to which pixels corresponding to zeroes in the monochrome pattern are to be changed.
  • both the Color Registers 53 and 54 are implemented as 8 bits wide. Because the major data paths of the Pattern Generator are 16 bits wide, the outputs of these registers are replicated twice into the inputs of Multiplexers 56 and 58 respectively. If the number of destination bits/pixel is 4, 2 or 1, then the Color Registers are typically programmed with the desired pixel value replicated 2, 4 or 8 times, respectively, but alternatively in this case, various graphic-pattern effects can be produced on the screen by programming the 2, 4 or 8 pixels in a Color Register to different values.
  • the Update Control Unit 5 operating via the Interface Controller (not shown), reads one word from memory and places the data therefrom into the Source Latch 7, for each 8, 4, 2 or 1 destination words written into memory. For each such destination word, the Update Control Unit 5 may read the data from the word and place the data therefrom into the Destination Latch Register 52.
  • the invention applies to both a simple embodiment of an Update Control Unit 5, which always reads each destination word from memory, and to a more complex and efficient embodiment which uses additional signals from the other blocks, so as to omit this step of reading a destination word if/when its contents are not needed to form the new contents for the word.
  • Two-to-one Multiplexer 56 selects between existent destination pixels from the Destination Latch 52, or the pixels from the Background Color Register 53, all 16 of its bits or stages being controlled by the common signal from the Write/Overlay Register 55.
  • the output of Multiplexer 56 may be characterized as the "effective background" that is used for pixels corresponding to zeroes in the monochrome pattern.
  • Mutliplexer 57 propagates the "expanded and shifted" source data from the Pattern Shifter 2 to its outputs.
  • Two-to-one Multiplexer 58 selects between the "effective background" from Multiplexer 56, and the pixels from the Foreground Color Register 54, each of its bits or stages being individually controlled by the corresponding bit from Multiplexer 57.
  • the selection for each bit is, in effect, controlled by the Pattern Shifter 2, the Expander 1, and ultimately by one of the monochrome bits in the Source Latch 7.
  • the output of Multiplexer 58 may be characterized as the integration of the foreground and background parts of the pattern.
  • Two-to-one Multiplexer 59 selects between the output of Multiplexer 58 and the output of Destination Latch 13, each of its bits of stages being individually controlled by the corresponding bit from the Mask Generator 3. This multiplexer handles the preservation of "unaffected" pixels in the first and last destination words for each scan line. For clarity in describing the invention, Multiplexer 59 can be assumed to propagate the data from Multiplexer 58 to its outputs.
  • the Drivers 60 are controlled by the Update Control Unit 5 so as to place the result from Multiplexer 59 on the internal bus 6, at the appropriate time so that it is propagated to the device's external data pins, and ultimately written to the destination word in display memory.
  • the Update Control Unit 5 controls the repetition of this process for each destination word in each scan line of the monochrome pattern, reading new source words from the monochrome pattern as needed.
  • the invention is generally applicable to any 3-way multiplexing scheme among existing destination data and two preprogrammed constant registers, said multiplexing controlled by a single write/overlay control bit and a plurality of foreground/background control bits that are derived from expanding a monochrome pattern by the method described herein.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Image Generation (AREA)
  • Controls And Circuits For Display Device (AREA)
EP87202226A 1986-11-17 1987-11-16 Logischer Schaltkreis zur Erweiterung einfarbiger Bildmuster in Farbe und Video-Prozessor mit einem solchen logischen Schaltkreis Withdrawn EP0269174A3 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US93176086A 1986-11-17 1986-11-17
US931760 1986-11-17

Publications (2)

Publication Number Publication Date
EP0269174A2 true EP0269174A2 (de) 1988-06-01
EP0269174A3 EP0269174A3 (de) 1989-10-18

Family

ID=25461308

Family Applications (1)

Application Number Title Priority Date Filing Date
EP87202226A Withdrawn EP0269174A3 (de) 1986-11-17 1987-11-16 Logischer Schaltkreis zur Erweiterung einfarbiger Bildmuster in Farbe und Video-Prozessor mit einem solchen logischen Schaltkreis

Country Status (2)

Country Link
EP (1) EP0269174A3 (de)
JP (1) JPS63197289A (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0422294A1 (de) * 1989-10-12 1991-04-17 International Business Machines Corporation Anzeigesystem

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3784736A (en) * 1971-09-17 1974-01-08 J Novak Method and apparatus for converting monochrome pictures to multi-color pictures electronically
JPS58121092A (ja) * 1982-01-11 1983-07-19 インタ−ナシヨナル　ビジネス　マシ−ンズ　コ−ポレ−シヨン カラー表示ターミナル制御方法
JPS60258589A (ja) * 1984-06-06 1985-12-20 株式会社日立製作所 文字図形表示回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0422294A1 (de) * 1989-10-12 1991-04-17 International Business Machines Corporation Anzeigesystem

Also Published As

Publication number Publication date
JPS63197289A (ja) 1988-08-16
EP0269174A3 (de) 1989-10-18

Similar Documents

Publication Publication Date Title
US5091721A (en) Acoustic display generator
US5300947A (en) Graphic pattern processing apparatus
US5251298A (en) Method and apparatus for auxiliary pixel color management using monomap addresses which map to color pixel addresses
US5678037A (en) Hardware graphics accelerator system and method therefor
EP0279229A2 (de) Grafik-Anzeigesystem
US5371840A (en) Polygon tiling engine
US4706074A (en) Cursor circuit for a dual port memory
US4821031A (en) Image display apparatus
JPH0830948B2 (ja) イメージ表示装置
EP0279227B1 (de) Vektorgenerator für Raster-Bildschirmanzeige
US5969727A (en) Method and system for displaying static and moving images on a display device
EP0345672B1 (de) Adressgenerator
US4878181A (en) Video display controller for expanding monochrome data to programmable foreground and background color image data
EP0215984A1 (de) Graphik-Anzeigegerät mit kombiniertem Bitpuffer und Zeichengraphikspeicherung
US4701864A (en) Memory control apparatus for a CRT controller
US5657047A (en) Method and apparatus for zooming images on a video display
EP0148578A2 (de) Programmierbarer Videoanzeigegenerator
US4916746A (en) Image rotation circuit
EP0230352A2 (de) Graphik- und Datenanzeigesystem
EP0216886B1 (de) Videoanzeigevorrichtung
EP0269174A2 (de) Logischer Schaltkreis zur Erweiterung einfarbiger Bildmuster in Farbe und Video-Prozessor mit einem solchen logischen Schaltkreis
KR900006942B1 (ko) 데이타 디스플레이 시스템용 데이타 신호 제공 장치
EP0247710B1 (de) Datenanzeigegerät
JPH06103456B2 (ja) ラスタ演算回路
EP0284905B1 (de) Anzeigesystem

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB IT SE

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB IT SE

17P Request for examination filed

Effective date: 19900417

17Q First examination report despatched

Effective date: 19920206

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19920617

RIN1 Information on inventor provided before grant (corrected)

Inventor name: MAC KENNA,CRAIG ALDEN

Inventor name: LI, JAN-KWEI JACK