EP0277167A1 - Circuits integres et procede d'essai - Google Patents

Circuits integres et procede d'essai

Info

Publication number
EP0277167A1
EP0277167A1 EP19870904906 EP87904906A EP0277167A1 EP 0277167 A1 EP0277167 A1 EP 0277167A1 EP 19870904906 EP19870904906 EP 19870904906 EP 87904906 A EP87904906 A EP 87904906A EP 0277167 A1 EP0277167 A1 EP 0277167A1
Authority
EP
European Patent Office
Prior art keywords
test
circuit
measurable
sub
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP19870904906
Other languages
German (de)
English (en)
Inventor
Ian Philips
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Plessey Overseas Ltd
Original Assignee
Plessey Overseas Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Plessey Overseas Ltd filed Critical Plessey Overseas Ltd
Publication of EP0277167A1 publication Critical patent/EP0277167A1/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2884—Testing of integrated circuits [IC] using dedicated test connectors, test elements or test circuits on the IC under test
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318505—Test of Modular systems, e.g. Wafers, MCM's

Definitions

  • the present invention concerns the manufacture of integrated circuits and in particular is addressed to the problem of testing circuits for conformity to a defined inherent performance (i.e. speed) specification.
  • each replica circuit produced on a semiconductor wafer will differ with the location of that circuit relative *to the wafer and will vary also in a stochastic manner from wafer to wafer. It is thus necessary to provide test techniques capable of measuring inherent performance and to use the same to enable the selection of those replica circuits that are in conformity to specification. Further, the measured inherent performance can be correlated with the model derived in CAD (computer aided design) work and to parameters of the process used to fabricate the circuits enabling changes to be made to the model and/or the process, to exercise tighter control of the manufacturing specification.
  • CAD computer aided design
  • FIG. 1 This depicts a section of a semiconductor wafer 1 on which a large number of replica circuits 3 have been produced.
  • the array of replica circuits 3 includes a small number of test-dedicated circuits 5 substituted at selected array sites.
  • the number of test-dedicated circuits 5 is usually small, typically five or so per wafer. Probes are then applied to these test circuits 5 and the inherent performance at the substitution sample sites measured. The inherent performance of the surrounding replica circuits 3 is then deduced on the basis of statistical analysis and the chips selected accordingly.
  • test-dedicated circuits 5 r "drop-ins" 5a_ have been positioned not at substitute sites but at intermediate positions, lying thus in the scribe lane areas of the wafer 1 (See Figure 2).
  • the present invention is intended as a remedy to the problem aforesaid.
  • each replica includes, in addition to a device function circuit, a test-dedicated sub-circuit, this sub-circuit being capable of generating a test measurable that is dependent upon inherent performance.
  • test-dedicated sub-circuits as aforesaid, wafer probe tests may be applied and chips selected accordingly.
  • the circuit design may provide that in subsequent packaging the sub-circuit is connected to device pins, and performance and function testing (and eventual selection) carried out thereafter.
  • the test measurable may be analogue or may be digital and may be chosen thus to suit the test technique adopted. Examples of the measurable include a delay time or a frequency (both analogue), or a .TRUE./.FALSE, logic variable.
  • Figures 1 and 2 illustrate in plan view, wafer sections adapted for known sample performance testing
  • Figure 3 is a plan view of a wafer section modified for testing in accordance with this invention. and, inset, an enlarged view of a replica circuit;
  • Figures 4 to 6 are block schematic diagrams of test dedicated sub-circuits suitable for inclusion in the wafer construction shown in the preceding Figure.
  • Each replica circuit 3a_ includes, as usual, the device function circuit and may include other test-facility, e.g. logic test, sub-circuits.
  • a distinguishing feature of the replica circuit 3a_ is the inclusion of a • performance' test-dedicated sub-circuit 5b.
  • the design of the sub-circuit 5b_ is not critical provided that it will generate a performance related parameter (i.e. the measurable).
  • the form of this sub-circuit 5b thus may be optimised to suit the test strategy of the manufacturer. Possible implementations of this sub-circuit 5b_ are illustrated in Figures 4 to 6 and will now be described.
  • a simple delay measurement sub-circuit 5b is illustrated In Figure 4.
  • This circuit 5b_ consists of a chain of inverters I ⁇ _, 12' ••• I n each with suitable impedance loading C ⁇ , C2'....C n (The impedance values here are chosen so as to limit the average interconnect loading typical of the device function circuit).
  • an interrogation pulse is applied to the sub-circuit 5b input I/P and the propagation delay to output O/P measured.
  • a large number n of inverters would be incorporated in the chain. Twenty or more inverters, typically, might be used. Absolute time delay measurement will in general be less than ideal as delays will be inserted by the connected apparatus. Differential measurement techniques would be preferred therefore. More accurate delay measurements thus may be achieved using by-pass or alternative length switching techniques.
  • FIG. 5b_ A second of these implementations, a ring oscillator 5b' is illustrated in Figure 5.
  • the number n of inverters I would normally be in excess of 10, and odd.
  • the output measurable in this case, is a frequency which is, in turn, a function of the individual gate delay.
  • the sub-circuit 5b_' may also include frequency division circuitry (not shown) to facilitate measurement.
  • An "OR” or an "AND” gate may be substituted at one of the inverter gate positions. This substitution will allow oscillation to be stopped, to prevent circuit noise and to reduce integrated circuit power consumption.
  • a frequency meter 5b_ is illustrated in Figure 6.
  • This sub-circuit is particularly suited for use in conjunction with a digital tester.
  • this sub-circuit 5b" thus includes circuitry to enable interfacing to digital testers.
  • the output of the oscillator 5b' is fed to a counter 7 and oscillator stop and counter reset functions are controlled via an inverter 9 connected at sub-circuit input I/P.
  • Input signal and counter output are referred to a pulse conincidence detector. Under test, a "Go" signal starts the oscillator and the oscillator cycles are counted.
  • the width of the "Go" signal pulse can be varied systematically to allow measurement of ring oscillator frequency or to check that such frequency lies within specified limits.

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Abstract

L'invention consiste à inclure, dans chaque circuit reproduit, un circuit d'essai qui, lors de l'essai, fournit des valeurs mesurables indiquant les performances inhérentes du circuit reproduit et la relation avec le procédé et/ou le modèle des circuits reproduits, ce qui permet d'effectuer un contrôle plus précis de la production ou des spécifications des circuits intégrés ainsi produits.
EP19870904906 1986-07-25 1987-07-25 Circuits integres et procede d'essai Withdrawn EP0277167A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB8618210 1986-07-25
GB868618210A GB8618210D0 (en) 1986-07-25 1986-07-25 Integrated circuits

Publications (1)

Publication Number Publication Date
EP0277167A1 true EP0277167A1 (fr) 1988-08-10

Family

ID=10601697

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19870904906 Withdrawn EP0277167A1 (fr) 1986-07-25 1987-07-25 Circuits integres et procede d'essai

Country Status (4)

Country Link
EP (1) EP0277167A1 (fr)
JP (1) JPH01500927A (fr)
GB (1) GB8618210D0 (fr)
WO (1) WO1988001060A1 (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3151203B2 (ja) * 1988-11-23 2001-04-03 テキサス インスツルメンツ インコーポレイテツド 集積回路の自己検査装置
CA2054883A1 (fr) * 1990-12-04 1992-06-05 David B. Parlour Structure et methode d'essai de la resistance des antifusibles et de la vitesse du circuit
DE19528733C1 (de) * 1995-08-04 1997-01-02 Siemens Ag Integrierte Schaltung
RU2299445C1 (ru) * 2005-11-21 2007-05-20 Военная академия войсковой противовоздушной обороны Вооруженных Сил Российской Федерации Способ определения места и характера дефекта в цифровом блоке

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4413271A (en) * 1981-03-30 1983-11-01 Sprague Electric Company Integrated circuit including test portion and method for making
JPS60192276A (ja) * 1984-03-13 1985-09-30 Toshiba Corp 論理ｌｓｉのテスト方式

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO8801060A1 *

Also Published As

Publication number Publication date
WO1988001060A1 (fr) 1988-02-11
JPH01500927A (ja) 1989-03-30
GB8618210D0 (en) 1986-09-03

Similar Documents

Publication Publication Date Title
EP0476871B1 (fr) Circuit de contrÔle d'un procédé et méthode correspondante
US6415402B2 (en) Programmable timing circuit for testing the cycle time of functional circuits on an integrated circuit chip
US7489152B2 (en) Characterizing circuit performance by separating device and interconnect impact on signal delay
US6958659B2 (en) Test method and apparatus for verifying fabrication of transistors in an integrated circuit
US7260754B2 (en) Semiconductor device with speed binning test circuit and test method thereof
JP2002359270A (ja) 半導体装置
US5867033A (en) Circuit for testing the operation of a semiconductor device
US5039602A (en) Method of screening A.C. performance characteristics during D.C. parametric test operation
US4712061A (en) Small propagation delay measurement for digital logic
US4876501A (en) Method and apparatus for high accuracy measurment of VLSI components
EP0277167A1 (fr) Circuits integres et procede d'essai
US7484135B2 (en) Semiconductor device having a mode of functional test
US6577150B1 (en) Testing apparatus and method of measuring operation timing of semiconductor device
US7071710B2 (en) Extraction of interconnect parasitics
US7039842B1 (en) Measuring propagation delays of programmable logic devices
US6408410B1 (en) Method and apparatus for built in self-test of buffer circuits for speed related defects
US5796265A (en) Method for metal delay testing in semiconductor devices
JPS645461B2 (fr)
US6556021B1 (en) Device frequency measurement system
JPH0136597B2 (fr)
Savir Developments in delay testing
JPH1073642A (ja) ディレー評価回路付き集積回路
Pradeep et al. An optimised SDD ATPG and SDQL computation method across different pattern sets
JP4644966B2 (ja) 半導体試験方法
JPS63177437A (ja) 半導体集積回路装置の試験方法

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19880331

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): CH DE FR GB IT LI NL

17Q First examination report despatched

Effective date: 19911014

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19920427