EP0809169A3 - Circuit pour générer une tension de référence pouvant être validé ou inhibée - Google Patents

Circuit pour générer une tension de référence pouvant être validé ou inhibée Download PDF

Info

Publication number: EP0809169A3
Authority: EP; European Patent Office
Prior art keywords: transistor; transistors; emitter; collector; und
Prior art date: 1996-05-24
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.): Granted

Application number

EP97107599A

Other languages

German (de)

English (en)

Other versions

EP0809169B1 (fr

EP0809169A2 (fr

Inventor

Stephan Weber

Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)

Siemens AG

Siemens Corp

Original Assignee

Siemens AG

Siemens Corp

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

1996-05-24

Filing date

1997-05-05

Publication date

1998-12-09

1997-05-05 Application filed by Siemens AG, Siemens Corp filed Critical Siemens AG

1997-11-26 Publication of EP0809169A2 publication Critical patent/EP0809169A2/fr

1998-12-09 Publication of EP0809169A3 publication Critical patent/EP0809169A3/fr

2000-08-09 Application granted granted Critical

2000-08-09 Publication of EP0809169B1 publication Critical patent/EP0809169B1/fr

2017-05-05 Anticipated expiration legal-status Critical

Status Expired - Lifetime legal-status Critical Current

Links

238000010079 rubber tapping Methods 0.000 abstract 1

Classifications

- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is DC
- G05F3/10—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/30—Regulators using the difference between the base-emitter voltages of two bipolar transistors operating at different current densities

Landscapes

Engineering & Computer Science (AREA)
Microelectronics & Electronic Packaging (AREA)
Physics & Mathematics (AREA)
Power Engineering (AREA)
Nonlinear Science (AREA)
Electromagnetism (AREA)
General Physics & Mathematics (AREA)
Radar, Positioning & Navigation (AREA)
Automation & Control Theory (AREA)
Control Of Electrical Variables (AREA)
Amplifiers (AREA)

EP97107599A 1996-05-24 1997-05-05 Circuit pour générer une tension de référence pouvant être validée ou inhibée Expired - Lifetime EP0809169B1 (fr)

Applications Claiming Priority (2)

Application Number	Priority Date	Filing Date	Title
DE19621110		1996-05-24
DE19621110A DE19621110C1 (de)	1996-05-24	1996-05-24	Ein-/Ausschaltbare Schaltungsanordnung zur Erzeugung eines Referenzpotentials

Publications (3)

Publication Number	Publication Date
EP0809169A2 EP0809169A2 (fr)	1997-11-26
EP0809169A3 true EP0809169A3 (fr)	1998-12-09
EP0809169B1 EP0809169B1 (fr)	2000-08-09

Family

ID=7795317

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
EP97107599A Expired - Lifetime EP0809169B1 (fr)	1996-05-24	1997-05-05	Circuit pour générer une tension de référence pouvant être validée ou inhibée

Country Status (4)

Country	Link
US (1)	US5801582A (fr)
EP (1)	EP0809169B1 (fr)
DE (2)	DE19621110C1 (fr)
IN (1)	IN191847B (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
DE19624676C1 (de) *	1996-06-20	1997-10-02	Siemens Ag	Schaltungsanordnung zur Erzeugung eines Referenzpotentials
JP4116133B2 (ja) *	1997-07-31	2008-07-09	株式会社東芝	温度依存型定電流発生回路およびこれを用いた光半導体素子の駆動回路
US6097179A (en) *	1999-03-08	2000-08-01	Texas Instruments Incorporated	Temperature compensating compact voltage regulator for integrated circuit device
JP4212036B2 (ja) *	2003-06-19	2009-01-21	ローム株式会社	定電圧発生器
EP1501001A1 (fr) *	2003-07-22	2005-01-26	STMicroelectronics Limited	Circuit de polarisation

Citations (5)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
EP0396996A2 (fr) *	1989-05-08	1990-11-14	National Semiconductor Corporation	Circuit de seuil à bande interdite avec hystérésis
EP0411657A1 (fr) *	1989-08-03	1991-02-06	Kabushiki Kaisha Toshiba	Circuit à tension constante
US5049806A (en) *	1988-12-28	1991-09-17	Kabushiki Kaisha Toshiba	Band-gap type voltage generating circuit for an ECL circuit
JPH06131068A (ja) *	1992-10-20	1994-05-13	Fujitsu Ltd	定電圧回路
US5430395A (en) *	1992-03-02	1995-07-04	Texas Instruments Incorporated	Temperature compensated constant-voltage circuit and temperature compensated constant-current circuit

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
US5278491A (en) *	1989-08-03	1994-01-11	Kabushiki Kaisha Toshiba	Constant voltage circuit
JP3381937B2 (ja) *	1992-05-22	2003-03-04	株式会社東芝	中間電位発生回路
FR2711258A1 (fr) *	1993-10-13	1995-04-21	Philips Composants	Circuit générateur de tension stabilisée du type bandgap.
US5703476A (en) *	1995-06-30	1997-12-30	Sgs-Thomson Microelectronics, S.R.L.	Reference voltage generator, having a double slope temperature characteristic, for a voltage regulator of an automotive alternator

1996
- 1996-05-24 DE DE19621110A patent/DE19621110C1/de not_active Expired - Fee Related
1997
- 1997-05-05 EP EP97107599A patent/EP0809169B1/fr not_active Expired - Lifetime
- 1997-05-05 DE DE59702125T patent/DE59702125D1/de not_active Expired - Lifetime
- 1997-05-23 US US08/862,239 patent/US5801582A/en not_active Expired - Lifetime
- 1997-05-26 IN IN951CA1997 patent/IN191847B/en unknown

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
US5049806A (en) *	1988-12-28	1991-09-17	Kabushiki Kaisha Toshiba	Band-gap type voltage generating circuit for an ECL circuit
EP0396996A2 (fr) *	1989-05-08	1990-11-14	National Semiconductor Corporation	Circuit de seuil à bande interdite avec hystérésis
EP0411657A1 (fr) *	1989-08-03	1991-02-06	Kabushiki Kaisha Toshiba	Circuit à tension constante
US5430395A (en) *	1992-03-02	1995-07-04	Texas Instruments Incorporated	Temperature compensated constant-voltage circuit and temperature compensated constant-current circuit
JPH06131068A (ja) *	1992-10-20	1994-05-13	Fujitsu Ltd	定電圧回路

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 018, no. 426 (P - 1784) 9 August 1994 (1994-08-09) *

Also Published As

Publication number	Publication date
US5801582A (en)	1998-09-01
DE59702125D1 (de)	2000-09-14
EP0809169B1 (fr)	2000-08-09
EP0809169A2 (fr)	1997-11-26
IN191847B (fr)	2004-01-10
DE19621110C1 (de)	1997-06-12

Legal Events

Date	Code	Title	Description
1997-10-10	PUAI	Public reference made under article 153(3) epc to a published international application that has entered the european phase	Free format text: ORIGINAL CODE: 0009012
1997-11-26	AK	Designated contracting states	Kind code of ref document: A2 Designated state(s): DE FR GB IT
1998-10-23	PUAL	Search report despatched	Free format text: ORIGINAL CODE: 0009013
1998-12-09	AK	Designated contracting states	Kind code of ref document: A3 Designated state(s): DE FR GB IT
1999-03-24	17P	Request for examination filed	Effective date: 19990105
1999-10-18	GRAG	Despatch of communication of intention to grant	Free format text: ORIGINAL CODE: EPIDOS AGRA
1999-11-29	GRAG	Despatch of communication of intention to grant	Free format text: ORIGINAL CODE: EPIDOS AGRA
1999-11-29	GRAH	Despatch of communication of intention to grant a patent	Free format text: ORIGINAL CODE: EPIDOS IGRA
1999-12-08	17Q	First examination report despatched	Effective date: 19991021
2000-02-29	GRAH	Despatch of communication of intention to grant a patent	Free format text: ORIGINAL CODE: EPIDOS IGRA
2000-06-23	GRAA	(expected) grant	Free format text: ORIGINAL CODE: 0009210
2000-08-09	AK	Designated contracting states	Kind code of ref document: B1 Designated state(s): DE FR GB IT
2000-09-14	REF	Corresponds to:	Ref document number: 59702125 Country of ref document: DE Date of ref document: 20000914
2000-10-24	ITF	It: translation for a ep patent filed
2000-11-01	GBT	Gb: translation of ep patent filed (gb section 77(6)(a)/1977)	Effective date: 20001010
2000-11-24	ET	Fr: translation filed
2001-06-08	PLBE	No opposition filed within time limit	Free format text: ORIGINAL CODE: 0009261
2001-06-08	STAA	Information on the status of an ep patent application or granted ep patent	Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT
2001-07-25	26N	No opposition filed
2002-01-01	REG	Reference to a national code	Ref country code: GB Ref legal event code: IF02
2003-05-12	PGFP	Annual fee paid to national office [announced via postgrant information from national office to epo]	Ref country code: FR Payment date: 20030512 Year of fee payment: 7
2004-04-27	PGFP	Annual fee paid to national office [announced via postgrant information from national office to epo]	Ref country code: GB Payment date: 20040427 Year of fee payment: 8
2005-01-31	PG25	Lapsed in a contracting state [announced via postgrant information from national office to epo]	Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20050131
2005-03-04	REG	Reference to a national code	Ref country code: FR Ref legal event code: ST
2005-05-05	PG25	Lapsed in a contracting state [announced via postgrant information from national office to epo]	Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20050505 Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20050505
2006-01-25	GBPC	Gb: european patent ceased through non-payment of renewal fee	Effective date: 20050505
2011-12-29	REG	Reference to a national code	Ref country code: DE Ref legal event code: R081 Ref document number: 59702125 Country of ref document: DE Owner name: INTEL MOBILE COMMUNICATIONS GMBH, DE Free format text: FORMER OWNER: SIEMENS AKTIENGESELLSCHAFT, 80333 MUENCHEN, DE Effective date: 20111107 Ref country code: DE Ref legal event code: R081 Ref document number: 59702125 Country of ref document: DE Owner name: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH, DE Free format text: FORMER OWNER: SIEMENS AKTIENGESELLSCHAFT, 80333 MUENCHEN, DE Effective date: 20111107
2013-05-08	REG	Reference to a national code	Ref country code: DE Ref legal event code: R081 Ref document number: 59702125 Country of ref document: DE Owner name: INTEL MOBILE COMMUNICATIONS GMBH, DE Free format text: FORMER OWNER: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH, 85579 NEUBIBERG, DE Effective date: 20130326 Ref country code: DE Ref legal event code: R081 Ref document number: 59702125 Country of ref document: DE Owner name: INTEL MOBILE COMMUNICATIONS GMBH, DE Free format text: FORMER OWNER: INFINEON TECHNOLOGIES AG, 85579 NEUBIBERG, DE Effective date: 20130314 Ref country code: DE Ref legal event code: R081 Ref document number: 59702125 Country of ref document: DE Owner name: INTEL MOBILE COMMUNICATIONS GMBH, DE Free format text: FORMER OWNER: INFINEON TECHNOLOGIES AG, 85579 NEUBIBERG, DE Effective date: 20130315 Ref country code: DE Ref legal event code: R081 Ref document number: 59702125 Country of ref document: DE Owner name: INTEL MOBILE COMMUNICATIONS GMBH, DE Free format text: FORMER OWNER: INTEL MOBILE COMMUNICATIONS GMBH, 85579 NEUBIBERG, DE Effective date: 20130315
2014-08-29	PGFP	Annual fee paid to national office [announced via postgrant information from national office to epo]	Ref country code: DE Payment date: 20140430 Year of fee payment: 18
2015-12-01	REG	Reference to a national code	Ref country code: DE Ref legal event code: R119 Ref document number: 59702125 Country of ref document: DE
2016-04-29	PG25	Lapsed in a contracting state [announced via postgrant information from national office to epo]	Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20151201

Publication	Publication Date	Title
DE69019784T2 (de)	1996-01-11	Geschaltete Brückenanordnung.
DE19525897C1 (de)	1996-10-02	Elektrische Schaltungsanordnung
EP0814396A3 (fr)	1998-12-09	Circuit pour générer une tension de référence
EP0809169A3 (fr)	1998-12-09	Circuit pour générer une tension de référence pouvant être validé ou inhibée
ATE57589T1 (de)	1990-11-15	Oszillator/demodulator-schaltungsanordnung fuer einen induktiven annaeherungsschalter.
EP0744828A3 (fr)	1999-03-31	Circuit amplificateur à transimpédance
EP0854574A3 (fr)	2000-10-25	Circuit d'attaque
DE3601340A1 (de)	1986-07-24	Gleichspannungsleistungssteuerschaltung
US4908857A (en)	1990-03-13	Isolated drive circuit
ATE270469T1 (de)	2004-07-15	Begrenzungsschaltung für einen analogen verstärker
EP0806719A3 (fr)	1998-09-16	Circuit pour générer une tension de référence
EP0957420A3 (fr)	2000-03-29	Circuit de verrouillage
DE60143939D1 (de)	2011-03-10	Datenträger mit einem chip und mittel zur einstellbaren spannungsversorgung einer weiteren datenträgerkomponente
DE3243706C1 (de)	1984-03-22	ECL-TTL-Signalpegelwandler
JPH03207219A (ja)	1991-09-10	アナログ回路用雑音低減回路装置
GB1350216A (en)	1974-04-18	Ramp voltage generating circuits
EP0766163A3 (fr)	1998-04-01	Circuit pour générer une tension de polarisation
JPS57155809A (en)	1982-09-27	Transistor amplifier
DE2605499A1 (de)	1977-08-18	Schaltungsanordnung fuer die ueberwachung eines wechselspannungsverstaerkers
EP0692159B1 (fr)	1997-09-10	Interrupteur marche-arret a deux fils
EP0309791A1 (fr)	1989-04-05	Circuit d'attaque rapide pour diode laser semi-conductrice
FR2715772B1 (fr)	1996-07-12	Circuit de sortie de tension analogique.
KR900009976Y1 (ko)	1990-10-22	뮤팅 회로
SU1086418A1 (ru)	1984-04-15	Формирователь импульсов
EP0793159A3 (fr)	1998-03-11	Circuit pour générer une tension d'alimentation