EP1046253A4 - Remultiplexeur de flux de transport supportant un programme video - Google Patents

Remultiplexeur de flux de transport supportant un programme video

Info

Publication number
EP1046253A4
EP1046253A4 EP99900800A EP99900800A EP1046253A4 EP 1046253 A4 EP1046253 A4 EP 1046253A4 EP 99900800 A EP99900800 A EP 99900800A EP 99900800 A EP99900800 A EP 99900800A EP 1046253 A4 EP1046253 A4 EP 1046253A4
Authority
EP
European Patent Office
Prior art keywords
transport
packet
descriptor
program
packets
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP99900800A
Other languages
German (de)
English (en)
Other versions
EP1046253A1 (fr
Inventor
Regis Gratacap
William Slattery
Robert Robinett
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ericsson Television Inc
Original Assignee
SkyStream Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/006,964 external-priority patent/US6111896A/en
Priority claimed from US09/007,210 external-priority patent/US6351474B1/en
Priority claimed from US09/007,203 external-priority patent/US6195368B1/en
Priority claimed from US09/006,963 external-priority patent/US6246701B1/en
Priority claimed from US09/007,199 external-priority patent/US6148082A/en
Priority claimed from US09/007,198 external-priority patent/US6064676A/en
Priority claimed from US09/007,212 external-priority patent/US6292490B1/en
Priority claimed from US09/007,211 external-priority patent/US6351471B1/en
Application filed by SkyStream Corp filed Critical SkyStream Corp
Publication of EP1046253A1 publication Critical patent/EP1046253A1/fr
Publication of EP1046253A4 publication Critical patent/EP1046253A4/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/20—Servers specifically adapted for the distribution of content, e.g. VOD servers; Operations thereof
    • H04N21/23—Processing of content or additional data; Elementary server operations; Server middleware
    • H04N21/236—Assembling of a multiplex stream, e.g. transport stream, by combining a video stream with other content or additional data, e.g. inserting a URL [Uniform Resource Locator] into a video stream, multiplexing software data into a video stream; Remultiplexing of multiplex streams; Insertion of stuffing bits into the multiplex stream, e.g. to obtain a constant bit-rate; Assembling of a packetised elementary stream
    • H04N21/23608—Remultiplexing multiplex streams, e.g. involving modifying time stamps or remapping the packet identifiers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/434—Disassembling of a multiplex stream, e.g. demultiplexing audio and video streams, extraction of additional data from a video stream; Remultiplexing of multiplex streams; Extraction or processing of SI; Disassembling of packetised elementary stream
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/24—Systems for the transmission of television signals using pulse code modulation

Definitions

  • the present invention pertains to communication systems.
  • the present invention pertains to communication systems.
  • invention pertains to selectively multiplexing bit streams containing one or more programs
  • program means a collection of
  • video program is composed of one or more coded bit streams or "elementary streams"
  • ES such as an encoded video ES, and encoded audio ES, a second language encoded audio ES, a closed caption text ES, etc.
  • ES such as an encoded video ES, and encoded audio ES, a second language encoded audio ES, a closed caption text ES, etc.
  • Each ES in particular, each of the audio and video
  • TS is to enable extraction of the encoded ESs of a program, separation and separate
  • the TS or PS may
  • macroblocks e.g., a 4x4 array of luminance
  • I pictures are only spatially encoded, whereas other pictures, such as P and
  • B pictures are both spatially and motion compensated encoded (i.e., temporally predicted
  • Encoded I pictures typically have more bits than encoded P pictures and encoded P pictures typically have more bits than encoded B pictures. In any event,
  • decoder is presumed to have a buffer with a predefined maximum storage capacity.
  • encoded video ES must not cause the decoder buffer to overflow (and in some cases, must
  • MPEG-2 specifically defines the times at
  • bit rate of the video ES the bit rate of the video ES
  • picture display rate the picture display rate and certain picture reordering
  • the PES packets may contain decoding time stamps or "DTSs"
  • a DTS indicates the time, relative to the
  • the PTS indicates the
  • the TS enables the decoder to recover the specific system time clock of the program which the decoder desires to decode. To that
  • a program association table or "PAT" is provided which is carried in transport
  • mapping table (PMT).
  • the decoder can then extract from the transport packets the program
  • the decoder can then extract from the
  • ECMs are ES specific messages for controlling the ability of a decoder to interpret the ES
  • an ES may be scrambled and the descrambling
  • condition access system is in a system referred to as a "conditional access system" to interpret portions of a TS.
  • a CAT is provided whenever
  • EMMs are present for enabling a decoder to locate the EMMs of the conditional access
  • the decoder is a part (i.e., of the set of decoders of which the decoder is a part (i.e., of the set of decoders of which the decoder is a part (i.e., of the set of decoders of which the decoder is a part (i.e., of the set of decoders of which the decoder is a part (i.e., of the set of decoders of which the decoder is
  • the NIT maintains various network parameters. For example, if multiple TSs
  • each program may indicate on which carrier frequency (the TS carrying) each program is modulated.
  • MPEG-2 requires that the TS be decoded by a decoder having
  • TS buffers of predefined sizes for storing program ES and PSI data.
  • MPEG-2 also defines
  • MPEG-2 requires that data
  • PCR indicates the time that the system time clock (recovered at the decoder) should have
  • Remultiplexing involves the selective
  • modification of the content of a TS such as adding transport packets to a TS, deleting
  • the PSI such as, the PAT and PMT, must be modified so that
  • bit rate of each program must not change to prevent TS and video decoder buffer underflow
  • remultiplexer is a sophisticated, dedicated piece of hardware that provides complete
  • the program encoder needs an unanticipated longer amount of time to encode the ESs and
  • the TS or ES data is transferred via an asynchronous communication
  • TS or ES functions over a network. For example, it is an object to place one or more TS or ES
  • TSs transport streams
  • Each TS is formed as a sequence of fixed
  • Each compressed program includes data for one or more
  • ESs compressed elementary streams
  • transport packets also carry program clock references (PCRs) for each program
  • Each program has a predetermined
  • bit rate is intended to be decoded at a decoder having a TS buffer and a video decoder
  • PSI Program specific information
  • the direct memory access circuit obtains control of one
  • memory access circuit also obtains control of transport packet locations in the memory to
  • the data link control circuit When an adaptor is used to output transport packets, the data link control circuit
  • the direct memory access circuit obtains from the memory for storage in the cache,
  • descriptor storage locations in which a last cached descriptor of the sequence is stored.
  • time stamp indicating when a transport packet is received at an input port, or a dispatch time stamp, indicating the time at which a transport packet is to be transmitted from an
  • circuit records a receipt time stamp in the descriptor allocated to each received and retained
  • the remultiplexer node processor examines each descriptor in the
  • the processor allocates a descriptor of the transmit queue associated
  • the processor assigns a dispatch time to the allocated
  • the processor furthermore orders the descriptors of the
  • a unique PCR normalization process is also provided.
  • the processor schedules
  • each transport packet to be outputted in a time slot at a particular dispatch time
  • the PCR is adjusted based on a drift of the local reference
  • each such transport packet is outputted in a separate consecutive time slot.
  • processor calculates an estimated adjustment for each PCR in a transport packet scheduled
  • the estimated adjustment is based on a difference in output time
  • the processor adjusts the PCRs according to this estimated adjustment.
  • the descriptors are also used for controlling
  • a descrambler is provided for sequentially
  • the descrambler if the descriptor points to a to-be-descrambled transport packet, the descrambler
  • index-able control word table maintained by the processor.
  • the processor defines a sequence of one or more
  • the processor allocates a transmit descriptor of a transmit queue to
  • each to-be-transmitted transport packet and stores control word information associated with
  • the processor then sets one or more processing
  • a scrambler is provided for sequentially
  • the scrambler processes each accessed descriptor and
  • indications of the accessed descriptors are set to indicate that scrambling processing
  • the scrambler may be located on the (transmit) adaptor, in which case the scrambler
  • processing occurs after processing by the direct memory access circuit (e.g., transfer from
  • the remultiplexer node memory stores packets containing data
  • processor assigns an adaptor of the remultiplexer node to servicing the fransmit queue on
  • a destination node receives a first bit stream containing data of one or more
  • bit streams and transmit one or more remultiplexed TSs as a bit stream containing the
  • a controller node is provided for selecting the first and
  • the shared communication medium according to one of plural different signal flow patterns
  • FIG 4 shows a network distributed remultiplexer according to an embodiment of the
  • FIG 1 shows a basic remultiplexing environment 10 according to an embodiment
  • DCE digital distributed computing environment protocol
  • open open
  • DCE and ONC are network protocols employing
  • protocol stacks that allow a client process to execute a subroutine either locally on the same
  • platform e.g., controller 20
  • a remote, different platform e.g., in remultiplexer 30.
  • the controller 20 includes a processor 21, such as one or more IntelTM Pentium
  • the I/O device includes a keyboard/mouse 27 and one or more I/O devices 29 connected to a bus 24.
  • the I/O device includes a keyboard/mouse 27 and one or more I/O devices 29 connected to a bus 24.
  • an RS-422 interface an Ethernet interface, a modem, and a USB interface.
  • the remultiplexer 30 is implemented with one or more networked "black boxes”.
  • the remultiplexer 30 black
  • communications links such as Ethernet, ATM or DS3 communications links.
  • Ethernet such as Ethernet, ATM or DS3 communications links.
  • remultiplexer 30 includes one or more black boxes which each are stand alone PC compatible computers interconnected by an Ethernet network (10 BASE-T, 100 BASE-T
  • one or more to-be-remultiplexed TSs namely, TSl, TS2 and TS3, are shown.
  • one or more TSs namely, TS4 and TS5, are outputted from the
  • the remultiplexed TSs TS4 and TS5 illustratively, include at least some
  • At least one storage device 40 e.g., a disk memory or server, is also provided.
  • the storage device 40 e.g., a disk memory or server.
  • device 40 can produce TSs or data as inputted, to-be-remultiplexed information for
  • storage device 40 can store TSs information or data produced by the remultiplexer 30, such
  • extraction destinations 60 These sources 50 and destinations 60 may themselves be
  • the sources 50 may also be devices
  • destinations may be display monitors, video tape recorders, communications
  • the data injection sources 50 supply TS, ES or other data to
  • the remultiplexer 30 e.g., for remultiplexing into the outputted TSs TS4 and/or TS5.
  • the data extraction destinations 60 receive TS, ES or other data from the
  • remultiplexer 30 e.g., that is extracted from the inputted TSs TSl, TS2 and or TS3.
  • one data injection source 50 may be provided for producing each of the inputted
  • to-be-remultiplexed TSs, TSl, TS2 and TS3 and one data extraction destination 60 may be
  • the environment 10 may be viewed as a network.
  • networked black box of the remultiplexer 30 in the environment 10 may be viewed as a
  • Each node may be connected by a synchronous or
  • the devices 20, 40, 50 and 60 are part of the remultiplexer 30.
  • FIG 2 shows a basic architecture for one of the network black boxes or nodes 100
  • remultiplexer node 100 The particular
  • remultiplexer node 100 shown in FIG 2 can serve as the entire remultiplexer 30.
  • remultiplexer node 100 can be distributed in separate nodes that are interconnected to each
  • multiple remultiplexer nodes 100 having the same architecture as shown in FIG 2, are
  • the remultiplexer node 100 is a Windows NTTM compatible PC
  • the remultiplexer node 100 includes one or more adaptors 110. Each
  • bus 130 which illustratively is a PCI compatible bus.
  • a processor 160 such as an IntelTM Pentium
  • ⁇ TM integrated circuit is also connected to the bus 130. It should be noted that the single
  • bus architecture shown in FIG 2 may be a simplified representation of a more complex
  • interfaces 140 and 150 are provided. These interfaces 140 and 150 are provided. These interfaces 140 and 150 are provided. These interfaces 140 and 150 are provided. These interfaces 140 and 150 are provided.
  • I/O 150 are connected to the bus 130, although they may in fact be directly connected to an I/O
  • expansion bus (not shown) which in turn is connected to the bus 130 via an I/O bridge (not shown)
  • the interface 140 illustratively is an asynchronous interface, such as an Ethernet
  • the interface 150 is a synchronous interface, such as a Tl interface. Communication on the
  • FIG 2 also shows that the remultiplexer node 100 can have an optional
  • scrambler/descrambler (which may be implemented as an encryptor/decryptor) 170 and/or
  • the scrambler/descrambler 170 is for
  • the GPS receiver 180 is for receiving a uniform clock signal for purposes of synchronizing the remultiplexer node 100.
  • Each adaptor 110 is a specialized type of synchronous interface. Each adaptor 110
  • descriptor and transport packet caches 114 an optional scrambler/descrambler 115 and one
  • DMA control circuits 116 may be part of one or more processors.
  • finite state automata i.e., as in one or more ASICs
  • the reference clock generator 113 illustratively is a 32 bit roll-over counter that
  • the system time produced by the reference clock generator 113 can be
  • the processor 160 can directly
  • the processor 160 can read the current
  • the processor 160
  • the processor 160 can set the count frequency of the reference clock generator in
  • the purpose of the cache 114 is to temporarily store the next one or more to-be-
  • the cache 114 also stores descriptor data for each transport packet. The purpose and structure of such
  • the cache 114 stores a filter
  • the cache 114 may also store control word information for use in scrambling
  • cache 114 is accessed by the data link control circuit 112, the DMA control circuit 116 and
  • the cache memory 114 may posses a facsimile or modified copy
  • the cache 114 should obtain the
  • a single device such as the cache memory 114 or host memory 120, has permission to
  • the cache memory modifies the contents of a data storage location at any one time.
  • the cache memory modifies the contents of a data storage location at any one time.
  • memory 114 obtains control of the storage location and a facsimile copy of the data stored
  • the cache memory 114 relinquishes confrol to the host
  • the data link control circuit 112 filters out and retains only selected transport
  • the data link control circuit 112 furthermore performs any final PCR
  • transport packets is synchronized with the precise alignment of the transport packet in the
  • interrupt receive handlers for processing each received transport packet based on its PID.
  • Descriptor storage locations 129 are allocated for incoming transport packets
  • each descriptor stored in each descriptor storage location 129 includes
  • the processor 160 can use individual bits of the command
  • the processor 160 can preset a bit in the field 129-1 of a
  • the field 129-2 is for storing software status bits. These bits are neither accessed
  • the field 129-3 is for storing the number of bytes of a to-be-outputted, outgoing
  • transport packet typically 188 bytes for MPEG-2 transport packets but can be set to a
  • the field 129-4 is for storing a pointer to the transport packet storage location to
  • the field 129-5 is for storing the receipt time for an incoming received fransport
  • the field 129-6 is for storing various exceptions/errors which may have occurred.
  • the bits of this field may be used to indicate a bus 130 error, a data link error on the
  • the field 129-7 is for storing status bits that indicate different status aspects of a
  • the first two of these bits can be set to the values 0,1,2 or 3.
  • the value 2 indicates that the descriptor is valid and may be processed by the
  • the field 129-8 contains a transfer count indicating the number of bytes in a
  • the field 129-9 is for storing a scrambling/descrambling control word or other
  • Field 129-10 is for storing a scheduled estimated departure time, actual departure
  • processor 160 for ordering received incoming transport packets for output or for noting the
  • one ring 124 is needed for receiving transport packets at a single input port, and one data
  • one DMA control circuit 116 and one ring 124 is needed for
  • the input and output ports referred to above may be the input or output port
  • the adaptor 110 is shown as having only a single data link control
  • multiple data link control circuits 112 and DMA control circuits 116 can be provided on
  • TSl illustratively is received at a first adaptor 110
  • TS2 illustratively is received at a second adaptor 110
  • TS3 illustratively is transmitted from a third adaptor 110 of the
  • TS 1 and TS2 may instead be received via synchronous or asynchronous interfaces at the
  • the transport processor 160 To enable acquisition of the content information, the transport processor 160
  • the data link control circuit 112 allocates the next unused descriptor
  • the data link control circuit 112 stores each received fransport packet in a transport packet storage location of the cache 114
  • the DMA control circuit 116 writes each transport packet to its corresponding
  • the DMA control circuit 116 may furthermore obtain control of the
  • allocated descriptors and transport packet storage locations is provided to the cache 114 for
  • the data link control circuit 112 i.e., allocation to future transport packets received
  • the 116 generates an interrupt.
  • the number i may be selected by the operator
  • the interrupt causes the processor 160
  • the processor 160 illustratively has a set of PID
  • FIG 3 illustrates two types of PID handler subroutine sets
  • Each DMA control circuit 116 generates a recognizably different interrupt thereby enabling
  • the processor 160 to determine which set of PID handler subroutines to use. In response to
  • step S2 the processor 160 executes step S2
  • the processor 160 examines the PID of each transport packet pointed
  • the processor 160 consults a table of pointers to receipt PID handler subroutines
  • processor 160 determines to consult a table of pointers to receipt PID
  • pointers to receipt PID handler subroutines includes 8192 entries, including one entry
  • indexed entry contains a pointer to, or address of, RIV0, RIV1,...,RIV8191, a subroutine
  • the processor 160 uses the PID of each transport packet to be executed by the processor 160. Using the PID of each transport packet, the processor
  • Each subroutine is advantageously predefined and simply mapped by
  • Each subroutine is composed of a collection of one or more basic building block processes.
  • the processor 160 illustratively extracts the section of the PAT carried in the currently
  • the processor 160 is capable of identifying different versions
  • the processor 160 is also capable of identifying which version
  • the processor 160 also uses information carried in each updated PAT
  • the processor 160 can modify the pointer table 402 for the receipt PID
  • handler subroutine to insert pointer for appropriate PLDs (labeling transport packets bearing
  • PMT section data Like the PAT, multiple versions of the PMT may be
  • the processor 160 can determine in which PMT to store the extracted PMT section or program definition data.
  • the processor 160 may use PMT information to update
  • MPEG-2 requires that transport packets carrying different contents
  • transport packets bearing a second type of data If the transport packets of the first and
  • the processor 160 deallocates the descriptor
  • Descriptor deallocation can be achieved by the
  • processor 160 adjusting the sequence of descriptors resident in the descriptor storage
  • the processor identifies all of the allocated descriptors that follow the descriptor of the to- be-deleted transport packet in the ring 124 and moves each to the descriptor storage space
  • descriptor storage space 129 in the receipt queue for reallocation is a descriptor storage space 129 in the receipt queue for reallocation.
  • the PMT indicates, for each program, the PIDs of the
  • the processor 160 sets a PCR flag bit in the attribute field 129-1 of the
  • processor 160 illustratively calculates the current drift of the
  • reference clock generators 113 relative to the encoder system time clock of the program of
  • Drift may be determined by the following formula:
  • ARTS 12 RTS2 - RTS 1 ;
  • ⁇ PCR12 PCR1 - PCR2
  • ⁇ PCR12 is a difference in successive PCRs for this program
  • PCR2 is the PCR in the currently processed transport packet
  • PCR1 is the previously received PCR for this program
  • ⁇ RTS12 is a difference in successive receipt time stamps
  • RTS2 is the receipt time stamp recorded for the currently processed fransport
  • RTS1 is a previous receipt time stamp for the transport packet containing PCR1.
  • PCR1 and RTS1 are set equal to PCR2 and RTS2, respectively.
  • the drift is used for adjusting the PCR (if necessary) as described below.
  • processor 160 estimates the (ideal) departure time of the transport packet. Illustratively,
  • the estimated departure time can be
  • the processor 160 writes the
  • Scrambling/descrambling control words can be ES specific or used for a group of ESs (over
  • Descrambling or scrambling control words may be
  • processor 160 in executing this process may insert the base address for the
  • control word table or the control word itself, into the field 129-9 of a descriptor.
  • the processor 160 selects a PID handler for acquiring the PAT of each
  • PIDs of other PSI bearing transport packets such as program
  • subroutine for the PLD of the PAT illustratively selects receipt PLD handler subroutines for
  • the processor 160 illusfratively transmits to the controller 20 the
  • information may be selective, e.g., just a channel map of each TS showing the program
  • service designations such as video, audio 1, second audio presentation, closed caption text,
  • the information may be exhaustive e.g., including the PIDs of each
  • the operator uses the information provided, the operator generates a user specification for the
  • This user specification may specify:
  • PIDs assigned to other information e.g., bursty data
  • the user specification is then transmitted from the controller 20 to the remultiplexer node
  • the processor 160 receives the user specification and responds by selecting the
  • the processor 160 selects a subroutine in which the
  • processor inserts the process for estimating the departure time. For each PID labeling a transport packet containing scrambled data, the processor 160 selects a subroutine
  • the processor 160 can select a subroutine containing the process for
  • the processor 160 allocates a transmit queue to each device that transmits a
  • the processor 160 receives the remultiplexed TS, i.e., the third adaptor 110 that outputs the TS TS3.
  • the processor 160 receives the remultiplexed TS, i.e., the third adaptor 110 that outputs the TS TS3.
  • the processor 160 illustratively
  • step S4 the processor 160 executes step S4.
  • processor 160 examines descriptors from the receipt queues (and/or possibly other queues
  • the number j may illusfratively be programmable and advantageously is set equal to
  • step S4 the processor 160 examines each receive queue for descriptors
  • Each indexed entry includes one entry for, and indexed by, each PID 0x0000 to OxlFFF. Each indexed entry
  • TIV0, TIV1,..., TIV8191 contains a pointer to, or address of, TIV0, TIV1,..., TIV8191, a subroutine to be executed
  • controller 20 the controller 20, and modified as described below.
  • processor 160 the PLD of such a transport packet maps to a subroutine containing only this
  • the processor 160 simply skips the fransport packet and
  • the examined descriptor is not counted as one of the j transport packets
  • the PID of such a transport packet maps to a subroutine
  • processor 160 allocates a transmit descriptor for this transport packet.
  • the processor 160 allocates a transmit descriptor for this transport packet.
  • the allocated transmit descriptor is then ordered
  • the processor 160 compares the estimated
  • each transmit descriptor of the sequence of transmit descriptors with later actual dispatch
  • transmit descriptor can then be stored in the descriptor storage location 129 made available
  • the processor 160 can determine the
  • the actual dispatch time is set by
  • the transport packet is presumed to be outputted at
  • transport packet slot time is assigned as the actual dispatch time.
  • the actual dispatch time is assigned as the actual dispatch time.
  • dispatch time is really an approximate time at which the data link control circuit 112 of the
  • third adaptor 110 (which outputs the remultiplexed TS TS3) submits the corresponding
  • the actual output time of the transport packet depends on the
  • TS2 may be different from the bit rate of the outputted TS, namely TS3.
  • TS3 the bit rate of the outputted TS
  • the transport packets will be internally buffered for a predetermined delay (that depends on
  • Both transport packets may have different estimated departure
  • estimated departure time (or receipt time) is assigned to the time slot and the actual dispatch
  • the other transport packet is assigned the next transport packet time
  • processor 160 illustratively takes steps to remove the latency incurred by this transport
  • the processor 160 determines that PCR latency adjustment is
  • PCR's are outputted. In the latter case, a different drift adjustment is used as described below. In all other cases, the time at which received PCR's are outputted is affected by
  • the transport packet containing the PCR is stamped with a receipt time
  • This receipt time stamp is used to
  • transport packets are dispatched according to their actual dispatch time relative to
  • reference clock generators 113 of all adaptors 110 are maintained in synchronicity.
  • remultiplexer node 100 in the outputted remultiplexed TS such as TS3.
  • the remultiplexer node 100 corrects for such drift.
  • part of the receipt handler subroutine for PCRs of each program is to maintain

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Television Systems (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Computer And Data Communications (AREA)
  • Communication Control (AREA)

Abstract

L'invention concerne un procédé et un système (30, 30', 100, 100', 100'', 100''') de remultiplexage de données supportant un programme vidéo (TS1-TS5, TS10-TS20), utilisant un système (122, 124, 129-4) à base de descripteurs pour programmer la sortie opportune de paquets de transport, utilisant un descripteur et une technique de mise en antémémoire (116, 122, 124, 114) de paquets de transport pour découpler la réception et la transmission synchronisées de paquets de transport de tout traitement asynchrone (160, 120, 130, S2, 402, S4, 404), utilisant des descripteurs pour crypter et décrypter des mots de commande (129-9), optimiser la largeur de bande des flux de transport en remplaçant les paquets de transport nuls par des données de paquet de transport, et utilisant une technique (180) permettant de verrouiller des générateurs (113) d'horloge de référence internes multiples.
EP99900800A 1998-01-14 1999-01-07 Remultiplexeur de flux de transport supportant un programme video Withdrawn EP1046253A4 (fr)

Applications Claiming Priority (21)

Application Number Priority Date Filing Date Title
US733498A 1998-01-14 1998-01-14
US720498A 1998-01-14 1998-01-14
US09/006,964 US6111896A (en) 1998-01-14 1998-01-14 Remultiplexer for video program bearing transport streams with program clock reference time stamp adjustment
US09/007,210 US6351474B1 (en) 1998-01-14 1998-01-14 Network distributed remultiplexer for video program bearing transport streams
US09/007,203 US6195368B1 (en) 1998-01-14 1998-01-14 Re-timing of video program bearing streams transmitted by an asynchronous communication link
US6963 1998-01-14
US09/006,963 US6246701B1 (en) 1998-01-14 1998-01-14 Reference time clock locking in a remultiplexer for video program bearing transport streams
US7211 1998-01-14
US6964 1998-01-14
US09/007,199 US6148082A (en) 1998-01-14 1998-01-14 Scrambling and descrambling control word control in a remultiplexer for video bearing transport streams
US7212 1998-01-14
US7199 1998-01-14
US7334 1998-01-14
US7203 1998-01-14
US09/007,198 US6064676A (en) 1998-01-14 1998-01-14 Remultipelxer cache architecture and memory organization for storing video program bearing transport packets and descriptors
US7198 1998-01-14
US7210 1998-01-14
US7204 1998-01-14
US09/007,212 US6292490B1 (en) 1998-01-14 1998-01-14 Receipts and dispatch timing of transport packets in a video program bearing stream remultiplexer
US09/007,211 US6351471B1 (en) 1998-01-14 1998-01-14 Brandwidth optimization of video program bearing transport streams
PCT/US1999/000360 WO1999037048A1 (fr) 1998-01-14 1999-01-07 Remultiplexeur de flux de transport supportant un programme video

Publications (2)

Publication Number Publication Date
EP1046253A1 EP1046253A1 (fr) 2000-10-25
EP1046253A4 true EP1046253A4 (fr) 2005-05-11

Family

ID=27580623

Family Applications (1)

Application Number Title Priority Date Filing Date
EP99900800A Withdrawn EP1046253A4 (fr) 1998-01-14 1999-01-07 Remultiplexeur de flux de transport supportant un programme video

Country Status (10)

Country Link
EP (1) EP1046253A4 (fr)
JP (1) JP2002510162A (fr)
KR (1) KR20010034133A (fr)
CN (1) CN100380853C (fr)
AU (1) AU761704B2 (fr)
BR (1) BR9906963A (fr)
CA (1) CA2318415C (fr)
IL (1) IL137277A (fr)
NO (2) NO20003599L (fr)
WO (1) WO1999037048A1 (fr)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6948186B1 (en) * 1999-10-07 2005-09-20 General Instrument Corporation Multi-tasking message extractor
US6771657B1 (en) 1999-12-09 2004-08-03 General Instrument Corporation Non real-time delivery of MPEG-2 programs via an MPEG-2 transport stream
WO2001045418A1 (fr) * 1999-12-14 2001-06-21 General Instrument Corporation Filtrage par materiel informatique d"identificateurs de paquets d"entree, destine a un remultiplexeur mpeg
DE19960295B4 (de) * 1999-12-14 2012-06-21 Rohde & Schwarz Gmbh & Co. Kg Verfahren und Anordnung zum Ändern des Informationsinhaltes eines digitalen Video-Transportstromes in ausgewählten Regionen
JP2001211195A (ja) * 2000-01-25 2001-08-03 Fujitsu Ltd データ通信システム
US7489685B2 (en) 2000-02-21 2009-02-10 Panasonic Corporation Digital broadcast receiving apparatus
AU2001273897A1 (en) * 2000-03-23 2001-10-03 Thomson Multimedia A system and a process for reconstructing programs from an input transport stream and a corresponding digital receiver
US6801536B1 (en) * 2000-03-23 2004-10-05 International Business Machines Corporation Remultiplexing audio/video PES streams from an MPEG transport system
KR20020026166A (ko) * 2000-03-27 2002-04-06 요트.게.아. 롤페즈 제2 유형의 데이터를 제1 유형의 입력 스트림에 삽입하는방법
EP1139666B1 (fr) * 2000-03-29 2010-06-02 Thomson Licensing Méthode et appareil pour le changement du délai de sortie lors du codage de vidéo ou de son
EP1139665A1 (fr) * 2000-03-29 2001-10-04 Deutsche Thomson-Brandt Gmbh Méthode et appareil pour le changement du délai de sortie lors du codage de vidéo ou de son
EP1150445A3 (fr) 2000-04-24 2008-06-04 Sony Corporation Méthode et dispositif pour la transmission de données média, qui comportent des marques de horodatage, méthode et terminal pour la réception de ces données, méthode et dispositif pour la réception de transmissions numériques et méthode et dispositif pour le calcul des temps de transmission des données médias, utilisant les données de horodatage
AU2001263441A1 (en) * 2000-06-12 2001-12-24 General Instrument Corporation Apparatus and method for resolution of conflicts in protocol data of multiple data streams
FR2812500A1 (fr) * 2000-07-31 2002-02-01 Koninkl Philips Electronics Nv Traitement d'un ensemble de donnees
EP1182878A1 (fr) * 2000-08-22 2002-02-27 Koninklijke Philips Electronics N.V. Système de communication, émetteur, récepteur, méthode utilisant un descripteur de stockage de données
FI111590B (fi) * 2001-04-20 2003-08-15 Swelcom Oy Menetelmä ja laite datan lokalisointia varten
JP4788081B2 (ja) * 2001-08-07 2011-10-05 パナソニック株式会社 パケットデータ出力装置
US7215679B2 (en) * 2001-08-30 2007-05-08 Thomson Licensing Method, apparatus and data structure enabling multiple channel data stream transmission
US7050505B2 (en) 2001-09-13 2006-05-23 General Instrument Corporation Aliasing and routing of plural MPEG data streams
US7343487B2 (en) 2001-10-10 2008-03-11 Nokia Corporation Datacast distribution system
US20030156108A1 (en) * 2002-02-20 2003-08-21 Anthony Vetro Consistent digital item adaptation
EP1427210B1 (fr) * 2002-12-04 2006-08-16 Irdeto Access B.V. Terminal, système de distribution de données comprenant un tel terminal, procédé pour re-transmettre des données
US7231404B2 (en) 2003-01-31 2007-06-12 Nokia Corporation Datacast file transmission with meta-data retention
US7269836B2 (en) * 2003-03-24 2007-09-11 International Business Machines Corporation System and method for providing multiplexing and remultiplexing of MPEG-2 streams
JP3856135B2 (ja) * 2003-03-31 2006-12-13 日本電気株式会社 ストリーム変換／送出装置
KR100539886B1 (ko) * 2004-09-10 2005-12-28 삼성전자주식회사 디지털 방송 수신 장치 및 그 방법
KR100665102B1 (ko) * 2004-12-03 2007-01-04 한국전자통신연구원 전송 패킷의 길이를 고려한 비디오 부호화 율제어 방법 및그를 이용한 비디오 부호화 장치
US20060133513A1 (en) * 2004-12-22 2006-06-22 Kounnas Michael K Method for processing multimedia streams
EP1703733B1 (fr) 2005-03-16 2011-05-18 Advanced Digital Broadcast S.A. Système de traitement de flux de données de télévision et procédé de traitement de flux de données de télévision
JP4123283B2 (ja) * 2006-04-03 2008-07-23 株式会社日立製作所 記録媒体記録装置
JP5352545B2 (ja) * 2010-08-10 2013-11-27 株式会社日立国際電気 デジタル放送送出装置
JP5120479B2 (ja) * 2011-04-28 2013-01-16 三菱電機株式会社 データ信号記録装置およびデータ信号再生装置
JP2014534672A (ja) * 2011-09-27 2014-12-18 トムソン ライセンシングＴｈｏｍｓｏｎ Ｌｉｃｅｎｓｉｎｇ Ｑａｍ変調器チャネル複製のための方法及び装置
KR102174267B1 (ko) * 2013-12-24 2020-11-04 주식회사 케이티 영상 패킷의 변환 장치 및 방법
KR101565438B1 (ko) 2014-11-25 2015-11-03 주식회사 사이버이메지네이션 구형 브라우저 화면상의 실시간 데이터 갱신 방법, 이를 이용한 장치 및 시스템
CN115497273B (zh) * 2022-04-22 2024-01-09 北京临近空间飞行器系统工程研究所 装订描述方法和基于装订参数链表的无线指令控制方法
US20260064503A1 (en) * 2024-09-05 2026-03-05 Apple Inc. Sensor interface architecture and systems

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1995015658A1 (fr) * 1993-12-02 1995-06-08 Discovery Communications, Inc. Gestionnaire de reseau pour tetes de cables d'un systeme de teledistribution
US5566208A (en) * 1994-03-17 1996-10-15 Philips Electronics North America Corp. Encoder buffer having an effective size which varies automatically with the channel bit-rate
EP0743795A2 (fr) * 1995-05-16 1996-11-20 THOMSON multimedia S.A. Codeur de transport pour un flux de paquets et procédé pour sa mise en oeuvre
WO1997019560A1 (fr) * 1995-11-21 1997-05-29 Imedia Corporation Procede et dispositif pour multiplexer et distribuer des donnees avec video en temps reel preformatee
EP0805598A1 (fr) * 1995-03-31 1997-11-05 Matsushita Electric Industrial Co., Ltd. Procédé et appareil pour le remplacement de bits de bourrage avec des données supplémentaires dans un train de données vidéo MPEG
JPH09298748A (ja) * 1996-05-02 1997-11-18 Matsushita Electric Ind Co Ltd Ｍｐｅｇビットストリームにおいてスタッフィングビットの代わりにプライベートデータを送る方法および装置
US5691986A (en) * 1995-06-07 1997-11-25 Hitachi America, Ltd. Methods and apparatus for the editing and insertion of data into an encoded bitstream
WO1997046024A2 (fr) * 1996-05-30 1997-12-04 Philips Electronics N.V. Procede de communication entre des stations

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5420866A (en) * 1994-03-29 1995-05-30 Scientific-Atlanta, Inc. Methods for providing conditional access information to decoders in a packet-based multiplexed communications system
US5652627A (en) * 1994-09-27 1997-07-29 Lucent Technologies Inc. System and method for reducing jitter in a packet-based transmission network
US5517250A (en) * 1995-02-28 1996-05-14 General Instrument Corporation Of Delaware Acquisition of desired data from a packetized data stream and synchronization thereto
DE69633808T2 (de) * 1995-04-10 2005-11-03 Hewlett-Packard Development Co., L.P., Houston Interaktives Video-auf-Abrufsystem mit Paketübertragung über eine ATM-Fernmeldeleitung
US5561791A (en) * 1995-04-10 1996-10-01 Digital Equipment Corporation Method and apparatus for conditioning timed program independent of transport timing
US5535209A (en) * 1995-04-10 1996-07-09 Digital Equipment Corporation Method and apparatus for transporting timed program data using single transport schedule
US5790543A (en) * 1995-09-25 1998-08-04 Bell Atlantic Network Services, Inc. Apparatus and method for correcting jitter in data packets
JPH09139937A (ja) * 1995-11-14 1997-05-27 Fujitsu Ltd 動画ストリーム変換装置
US5640388A (en) * 1995-12-21 1997-06-17 Scientific-Atlanta, Inc. Method and apparatus for removing jitter and correcting timestamps in a packet stream
US5754783A (en) * 1996-02-01 1998-05-19 Digital Equipment Corporation Apparatus and method for interleaving timed program data with secondary data

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1995015658A1 (fr) * 1993-12-02 1995-06-08 Discovery Communications, Inc. Gestionnaire de reseau pour tetes de cables d'un systeme de teledistribution
US5566208A (en) * 1994-03-17 1996-10-15 Philips Electronics North America Corp. Encoder buffer having an effective size which varies automatically with the channel bit-rate
EP0805598A1 (fr) * 1995-03-31 1997-11-05 Matsushita Electric Industrial Co., Ltd. Procédé et appareil pour le remplacement de bits de bourrage avec des données supplémentaires dans un train de données vidéo MPEG
EP0743795A2 (fr) * 1995-05-16 1996-11-20 THOMSON multimedia S.A. Codeur de transport pour un flux de paquets et procédé pour sa mise en oeuvre
US5691986A (en) * 1995-06-07 1997-11-25 Hitachi America, Ltd. Methods and apparatus for the editing and insertion of data into an encoded bitstream
WO1997019560A1 (fr) * 1995-11-21 1997-05-29 Imedia Corporation Procede et dispositif pour multiplexer et distribuer des donnees avec video en temps reel preformatee
JPH09298748A (ja) * 1996-05-02 1997-11-18 Matsushita Electric Ind Co Ltd Ｍｐｅｇビットストリームにおいてスタッフィングビットの代わりにプライベートデータを送る方法および装置
WO1997046024A2 (fr) * 1996-05-30 1997-12-04 Philips Electronics N.V. Procede de communication entre des stations

Non-Patent Citations (5)

* Cited by examiner, † Cited by third party
Title
BUNGUM O W: "TRANSMULTIPLEXING, TRANSCONTROL AND TRANSSCRAMBLING OF MPEG-2/DVB SIGNAL", INTERNATIONAL BROADCASTING CONVENTION, LONDON, GB, 12 September 1996 (1996-09-12), pages 288 - 293, XP002040478 *
CARTWRIGHT C T: "ISSUES IN MULTIPLEX AND SERVICE MANAGEMENT IN DIGITAL MULTICHANNEL BROADCASTING", INTERNATIONAL BROADCASTING CONVENTION, LONDON, GB, September 1997 (1997-09-01), pages 308 - 313, XP000668937 *
DEFRANC: "Switching MPEG 2", 19950101, 1 January 1995 (1995-01-01), pages 7/1 - 7/3, XP006529332 *
See also references of WO9937048A1 *
SOO IN LEE: "IMPLEMENTATION OF MPEG-2 TS REMULTIPLEXER AND DATA TRANSPORT UNIT FOR HDTV SATELLITE BROADCASTING", IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, IEEE INC. NEW YORK, US, vol. 43, no. 3, August 1997 (1997-08-01), pages 324 - 329,ABSTRA, XP000879850, ISSN: 0098-3063 *

Also Published As

Publication number Publication date
NO20003599D0 (no) 2000-07-13
JP2002510162A (ja) 2002-04-02
AU761704B2 (en) 2003-06-05
CN1293845A (zh) 2001-05-02
CN100380853C (zh) 2008-04-09
CA2318415C (fr) 2009-12-15
IL137277A0 (en) 2001-07-24
HK1036172A1 (zh) 2001-12-21
NO20084376L (no) 2000-09-13
AU2030499A (en) 1999-08-02
CA2318415A1 (fr) 1999-07-22
NO20003599L (no) 2000-09-13
BR9906963A (pt) 2001-10-30
WO1999037048A1 (fr) 1999-07-22
KR20010034133A (ko) 2001-04-25
EP1046253A1 (fr) 2000-10-25
IL137277A (en) 2006-10-05

Similar Documents

Publication Publication Date Title
US6148082A (en) Scrambling and descrambling control word control in a remultiplexer for video bearing transport streams
US6111896A (en) Remultiplexer for video program bearing transport streams with program clock reference time stamp adjustment
US6064676A (en) Remultipelxer cache architecture and memory organization for storing video program bearing transport packets and descriptors
US6744785B2 (en) Network distributed remultiplexer for video program bearing transport streams
US6195368B1 (en) Re-timing of video program bearing streams transmitted by an asynchronous communication link
US6292490B1 (en) Receipts and dispatch timing of transport packets in a video program bearing stream remultiplexer
US6246701B1 (en) Reference time clock locking in a remultiplexer for video program bearing transport streams
US7620073B2 (en) Bandwidth optimization of video program bearing transport streams
CA2318415C (fr) Remultiplexeur de flux de transport supportant un programme video
US5835493A (en) MPEG transport stream remultiplexer
US7310423B2 (en) Processing multiple encrypted transport streams
US7590237B2 (en) Time-multiplexed multi-program encryption system
US5936968A (en) Method and apparatus for multiplexing complete MPEG transport streams from multiple sources using a PLL coupled to both the PCR and the transport encoder clock
US6115422A (en) Protocol and procedure for time base change in an MPEG-2 compliant datastream
US8910202B2 (en) Modification and distribution of video content
WO1997046027A1 (fr) Maintien de la synchronisation d'une presentation audio et video
US8737424B2 (en) Methods and systems for substituting programs in multiple program MPEG transport streams
HK1036172B (en) Video program bearing transport stream remultiplexer
MXPA00006842A (en) Video program bearing transport stream remultiplexer

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20000711

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): CH DE FI FR GB IT LI NL

RIC1 Information provided on ipc code assigned before grant

Ipc: 7H 04N 7/58 B

Ipc: 7H 04N 7/24 B

Ipc: 7H 04N 7/52 B

Ipc: 7H 04N 7/12 B

Ipc: 7H 04N 7/10 B

Ipc: 7H 04K 1/00 B

Ipc: 7H 04L 12/56 B

Ipc: 7H 04L 9/18 B

Ipc: 7H 04J 3/24 A

A4 Supplementary search report drawn up and despatched

Effective date: 20050323

17Q First examination report despatched

Effective date: 20081030

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: ERICSSON TELEVISION INC.

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20190219