Classifications

• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
  • H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
  • H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
  • H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
  • H04N3/22—Circuits for controlling dimensions, shape or centering of picture on screen
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
  • H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
  • H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
  • H04N3/30—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical otherwise than with constant velocity or otherwise than in pattern formed by unidirectional, straight, substantially horizontal or vertical lines
  • H04N3/32—Velocity varied in dependence upon picture information

Definitions

• the invention relates to a signal processing circuit, an integrated circuit comprising a signal generator being part of the signal processing circuit, and a display apparatus comprising such a signal processing circuit.
• SVM scan velocity modulation
• tilt correction are well known features in display apparatuses with a cathode ray tube (further referred to as
• US 5,528,312 discloses a SVM circuit which improves the picture resolution by modulating the scan velocity of the electron beam of the CRT in accordance with a derivative of the video signal.
• US 5,825,131 discloses a tilt compensation circuit and a degaussing circuit for a picture tube.
• the well known degaussing coil is used to both generate the degaussing field and the tilt field.
• Switches are provided to connect either the tilt compensation circuit or the degaussing circuit to the degaussing coil.
• the switches connect an AC-current generated by the degaussing circuit to the degaussing coil.
• the switches connect a DC-current generated by the tilt compensation circuit to the degaussing coil to correct an image rotation.
• a complex circuit is required to be able to generate both a SVM signal and a tilt compensation signal.
• a first aspect of the invention provides a signal processing circuit as claimed in claim 1.
• a second aspect of the invention provides an integrated circuit as claimed in claim 6.
• a third aspect of the invention provides a display apparatus as claimed in claim 7.
• the signal processing circuit comprises a first signal generator and a second signal generator which supply a DC- level and an AC-signal, respectively.
• the DC-level and the AC-signal are not related to each other. Not related signals are, for example, signals which are used for different functions in a video display apparatus.
• the DC-level is an input signal for the tilt function and the AC-signal is an input signal for the scan velocity modulation function.
• a combining circuit combines the DC-level and the AC-signal into a combined signal.
• a common processing circuit processes the combined signal.
• the common processing circuit may perform any signal processing operation such as for example, filtering and/or amplifying.
• the common signal generator comprises a common preamplifier which amplifies the combined signal.
• a low-pass filter and a high pass filter separate the two not related signals at the output of the common preamplifier.
• Separate output amplifiers amplify the substantially DC- level supplied by the low-pass filter and the substantially AC-signal which are separated from the combined signal by the low-pass filter and the high-pass filter, respectively.
• the output amplifiers supply the amplified DC-level and the amplified AC-signal to different loads.
• the first load is a tilt coil and the second load is a scan velocity modulation coil or electrode.
• the DC-current to be supplied to the tilt coil and the AC-signal to be supplied to the SVM coil or electrode are signals which are not related, but which nevertheless are combined into a combined signal to be able to use a same preamplifier to amplify both the DC-signal and the AC-signal.
• both the DC-current for the tilt coil and the AC-signal for the SVM are processed independently of each other because the tilt and the SVM are independent functions which are considered to be processed separately.
• the embodiment in accordance with the invention defined in claim 3 is based on the insight that it is possible to combine two unrelated signals into a combined signal and to perform a common processing on this combined signal instead on both the signals separately.
• the embodiment in accordance with the invention as defined in claim 4 is based on the insight that it is possible to combine two unrelated signals into a combined signal and to perform a common processing on this combined signal instead on both the signals separately.
• the DC-signal generator receives a set-signal which determines the level of the DC-level. In this manner, during factory assembly or during normal use, the amount of tilt can be controlled such that the picture is positioned optimally.
• the AC-signal is the derivative of a video signal which should be displayed on a CRT.
• Fig. 1 shows a display apparatus with a signal processing circuit which is at least partly integrated in an integrated circuit
• Fig. 2 shows a detailed embodiment in accordance with the invention.
• Fig. 1 shows a display apparatus which comprises a cathode ray tube 18
• CRT CRT
• SVM scan velocity modulation
• Both the tilt coil LI and the SVM coil L2 are magnetically coupled to the CRT 18.
• Separate circuits for generating a DC-current ODL through the tilt coil LI and an AC-current OAS through the SVM coil L2 are well known in the art. It is also possible to use SVM electrodes (not shown) instead of the SVM coil L2. An AC-voltage OAS is supplied to the SVM electrodes.
• a signal generator 10 receives a set-signal DCS and supplies a DC-level DL determined by the set-signal DCS.
• a signal generator 11 receives a video input signal VI and supplies an AC-signal AS.
• the AC-signal AS is a first or second derivative of the video signal VI.
• the combining circuit 12 combines the not related DC-level DL and AC- signal AS to supply a combined signal CS.
• the combined signal CS comprises a superposition of the DC-level defined by the DC-level DL and an AC-signal defined by the AC-signal AS.
• the common processing circuit 13 processes the combined signal CS to obtain a processed combined signal PCS.
• the common processing circuit 13 may comprise a common pre-amplifier 130 to pre-amplify the combined signal CS. But, in other applications another common processing may be performed.
• the low-pass filter 14 filters the DC-component out of the processed combined signal PCS to obtain the separated DC-level SDL which is representative for the DC-level DL.
• the high-pass filter 15 filters the AC-component out of the processed combined signal PCS to obtain the separated AC-signal SAS which is representative for the AC-signal AS. If the DC-level and the AC-signal are combined in another way, other suitable circuits may be used to separate the DC-level and the AC-signal.
• the output amplifier 16 amplifies the separated DC-level SDL to obtain a suitable DC-current ODL through the tilt coil LI .
• the output amplifier 17 amplifies the separated AC-signal SAS to obtain a suitable AC-current OAS through the SVM coil L2.
• the signal processing circuit 1 comprises the signal generators 10 and 11, the combining circuit 12, the common signal processing circuit 13, the filters 14 and 15, and the output amplifiers 16 and 17. If the signal generators 10 and 11, and the combining circuit 12 are integrated in an integrated circuit IC, only one output pin PI is required. Without combining the two not related signals DL and AS, two output pins would be required.
• the integrated circuit IC may also comprise the common processing circuit 13, again only one pin is required, now to output the processed combined signal PCS. A low number of pins required in an IC-package is important to keep the cost of the package as low as possible.
• Fig. 2 shows a detailed embodiment in accordance with the invention.
• the SVM input signal AS is inherently a high frequency signal, and the tilt input signal DL is a DC-level.
• the SVM input signal AS is supplied to the emitter of the NPN-transistor Ql via a series arrangement of a capacitor C5 and a resistor R15.
• the tilt input signal DL is supplied to the base of the transistor Ql via the resistor R10.
• a parallel arrangement of a resistor Rl 1 and a capacitor C2 is arranged between the base of the transistor Ql and ground.
• a resistor R9 is arranged between the emitter of the transistor Ql and ground.
• the SVM input signal AS and the tilt input signal DL are combined by injecting the SVM input signal AS into the emitter of the transistor Ql and by supplying the DC-level DL to the base of the transistor Ql .
• the combined signal CS appears as a current through the collector of the transistor Ql.
• the two signals AS and DL could be combined by combining two currents (not shown).
• the transistors Ql, Q2 and Q3 form the common processing circuit 13 which amplifies and buffers the combined signal CS to supply the processed combined signal PCS.
• the PNP-transistor Q3 has a collector connected to ground, a base connected to the collector of the transistor Ql and an emitter connected to an emitter of the transistor Q2 via a resistor R3.
• the NPN-transistor Q2 has a base connected to the base of the transistor Q3 via a series arrangement of the diodes D2 and D4, and a collector connected to a power supply 15 which supplies a voltage VI.
• the diodes D2 and D4 are poled to conduct current in the direction towards the collector of the transistor Ql.
• a resistor Rl is arranged between the base and the collector of the transistor Q2.
• the current in the collector of the transistor Ql passes through the series arrangement of the two diodes D2 and D4 and the resistor Rl to provide drive voltages on the base of transistor Q2 and the base of transistor Q3 resulting in a voltage on the emitter of the transistor Q3 which represents the processed combined signal PCS.
• the coil L and the capacitor CI form the low-pass filter 14, and the transistors Q4 and Q5 form the output amplifier 16 which generates the DC-current ODL through the tilt coil LI which is depicted as a resistance.
• the output amplifier 16 shown comprises a well known inverter stage which is not described in detail. Other output stages can be used as well.
• the capacitors C4 and C6 form the high-pass filter 15, and the transistors Q6 and Q7 form the output amplifier 17 which generates the AC-current OAS through the SVM coil L2.
• the output amplifier 17 shown comprises a well known voltage to current converter which is not described in detail. Other output stages can be used as well. It should be noted that the above-mentioned embodiments illustrate rather than limit the invention, and that those skilled in the art will be able to design many alternative embodiments without departing from the scope of the appended claims. For example, instead of bipolar transistors, also field effect transistors may be used.
• any reference signs placed between parentheses shall not be construed as limiting the claim.
• Use of the verb "comprise” and its conjugations does not exclude the presence of elements or steps other than those stated in a claim.
• the article “a” or “an” preceding an element does not exclude the presence of a plurality of such elements.
• several of these means may be embodied by one and the same item of hardware. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.

Landscapes

• Engineering & Computer Science (AREA)
• Multimedia (AREA)
• Signal Processing (AREA)
• Amplifiers (AREA)
• Video Image Reproduction Devices For Color Tv Systems (AREA)
• Details Of Television Scanning (AREA)

Applications Claiming Priority (2)

Publications (1)

Family

ID=33476160

Family Applications (1)

Country Status (4)

Families Citing this family (2)

Family Cites Families (3)

• 2004
  • 2004-05-17 EP EP04733416A patent/EP1632086A1/de not_active Withdrawn
  • 2004-05-17 CN CNA2004800143635A patent/CN1795668A/zh active Pending
  • 2004-05-17 JP JP2006530863A patent/JP2007502084A/ja not_active Withdrawn
  • 2004-05-17 WO PCT/IB2004/050711 patent/WO2004105382A1/en not_active Ceased

Non-Patent Citations (1)

Also Published As

Similar Documents

Legal Events