EP4139951A1 - Verfahren zur behandlung von halbleiterscheiben - Google Patents
Verfahren zur behandlung von halbleiterscheibenInfo
- Publication number
- EP4139951A1 EP4139951A1 EP20961913.9A EP20961913A EP4139951A1 EP 4139951 A1 EP4139951 A1 EP 4139951A1 EP 20961913 A EP20961913 A EP 20961913A EP 4139951 A1 EP4139951 A1 EP 4139951A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- wafer
- modification
- edge
- processing system
- ring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P52/00—Grinding, lapping or polishing of wafers, substrates or parts of devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/06—Apparatus for monitoring, sorting, marking, testing or measuring
- H10P72/0604—Process monitoring, e.g. flow or thickness monitoring
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/02—Positioning or observing the workpiece, e.g. with respect to the point of impact; Aligning, aiming or focusing the laser beam
- B23K26/03—Observing, e.g. monitoring, the workpiece
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/02—Positioning or observing the workpiece, e.g. with respect to the point of impact; Aligning, aiming or focusing the laser beam
- B23K26/03—Observing, e.g. monitoring, the workpiece
- B23K26/032—Observing, e.g. monitoring, the workpiece using optical means
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/36—Removing material
- B23K26/38—Removing material by boring or cutting
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/50—Working by transmitting the laser beam through or within the workpiece
- B23K26/53—Working by transmitting the laser beam through or within the workpiece for modifying or reforming the material inside the workpiece, e.g. for producing break initiation cracks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P52/00—Grinding, lapping or polishing of wafers, substrates or parts of devices
- H10P52/40—Chemomechanical polishing [CMP]
- H10P52/402—Chemomechanical polishing [CMP] of semiconductor materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/04—Apparatus for manufacture or treatment
- H10P72/0428—Apparatus for mechanical treatment or grinding or cutting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/06—Apparatus for monitoring, sorting, marking, testing or measuring
- H10P72/0616—Monitoring of warpages, curvatures, damages, defects or the like
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/7402—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/78—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using vacuum or suction, e.g. Bernoulli chucks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P74/00—Testing or measuring during manufacture or treatment of wafers, substrates or devices
- H10P74/20—Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by the properties tested or measured, e.g. structural or electrical properties
- H10P74/203—Structural properties, e.g. testing or measuring thicknesses, line widths, warpage, bond strengths or physical defects
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P74/00—Testing or measuring during manufacture or treatment of wafers, substrates or devices
- H10P74/23—Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by multiple measurements, corrections, marking or sorting processes
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2101/00—Articles made by soldering, welding or cutting
- B23K2101/36—Electric or electronic devices
- B23K2101/40—Semiconductor devices
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2103/00—Materials to be soldered, welded or cut
- B23K2103/50—Inorganic materials other than metals or composite materials
- B23K2103/56—Inorganic materials other than metals or composite materials being semiconducting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/7416—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/7422—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used to protect an active side of a device or wafer
Definitions
- Various embodiments described in the present disclosure can provide benefits such as, among other things, improved wafer processing yield, maintaining or improving vacuum hold during the wafer thinning process, improved wafer edge profile after wafer thinning process, among other things.
- the improved wafer processing yield in turn ensures and improves the performance and yield of semiconductor wafers.
- Wafer modification region 420 can be formed from front surface 402A of wafer 400 and have a modification depth d as measured from wafer front surface 402A.
- modification depth d is equal to or greater than defect depth t such that when semiconductor wafer 400 is being thinned from wafer back surface 402B, the back grinder cup wheel of the wafer thinning apparatus is in contact with wafer modification region 420 before it forms contact with wafer defects 403.
- a ratio B of modification depth d over substrate thickness T can be between about 1%and about 80%.
- ratio B of d/T can be between about 1%and about 20%, between about 20%and about 50%, between about 50%and about 80%, or any suitable ratio.
- a grinding process 510 can be applied to back surface 502B to reduce the thickness of wafer 500.
- a back grinder cup wheel 530 is pressed against substrate 502 and is rotated at a nominal rotational speed. Similar to the grinding process described in Fig. 3, the relative lateral movement between back grinder cup wheel 530 and wafer 500 as well as the downward pressure from back grinder cup wheel 530 can remove material from substrate 502.
- Wafer modification station 700 can include processing chamber 702, wafer holder 719, spin base 725, modifier 730, arm 735, and motor 740.
- Modifier 730 can be any suitable wafer-modifying apparatus that can modify physical or chemical properties of selective regions of a semiconductor wafer.
- Wafer modification station 700 can further include detectors 780a-780c positioned around processing chamber 702 to detect wafer characteristics, such as properties of wafer edge defects.
- a processing system 790 can receive the detected wafer characteristics via communication channels 792 and generate wafer profiles.
- wafer profiles can include metrological data of the wafer.
- the wafer profiles can include the dimension, material composition, defect type and location, as well as any other suitable information customized for each individual wafer.
- the wafer profiles can be selected from a database of wafer profiles based on the characteristics of the individual wafers.
- method 900 begins with operation 910 that includes transferring a wafer to a wafer modification chamber of a wafer modification station, according to some embodiments.
- a wafer 710 is positioned in processing chamber 702.
- Wafer 710 can be secured onto a wafer holder 719 using a clamp, a vacuum chuck, adhesive tape, or the like.
- wafer 710 can include semiconductor dies 704 formed on a front surface of wafer 710.
- Wafer holder 719 is further attached to a spin base 725 of wafer modification station 700.
- wafer holder 719 can spin semiconductor wafer 710 via spin base 725 during a wafer modification process at different rotational speeds.
- semiconductor wafer 710 can be rotated at any suitable rotational speed.
- semiconductor wafer 710 can be rotated at about 300 rpm, 500 rpm, 1000 rpm, 2000 rpm, or any suitable rotational speed.
- detectors 780a-780c are positioned around sidewalls and/or top/bottom walls of wafer modification chamber 702.
- Data representing the characteristics of the detected wafer edge defects can be transmitted to processing system 790 which can determine whether the wafer edge defects are below a variation threshold, such as whether the detected wafer edge defects are excessive (e.g., extending into semiconductor dies 704) .
- processing system 790 proceeds to create wafer modification profiles for forming wafer modification regions in semiconductor wafer 710.
- processing system 790 can proceed to alert a user or select dies to be sacrificed.
- detectors 780a-780c can be installed in a detector chamber that is configured to detect wafer characteristics before semiconductor wafer 710 is transported into wafer modification chamber 702.
- detectors 780a-780c can be a laser thickness sensor, optical profiler, step profiler, multi-wavelength ellipsometer, ion beam analyzer, and/or any other suitable detectors or combinations thereof.
- detectors 780a-780c can each be a charge-coupled device (CCD) camera that is a component of a CCD-based image detection system.
- CCD charge-coupled device
- photocells, or other such automated detecting apparatus that detect an image of an area presented thereto can also be used.
- detectors 780a-780c can include at least one CCD monochrome or color camera, depending on the process being inspected. Therefore, detectors 780a-780c can each be configured to produce one or more high-resolution images of the wafer and provide the high-resolution images to a user or a processing system.
- a processing system 790 can be electrically connected to detectors 780a-780c and wafer modification chamber 702 through communication channels 792.
- Processing system 790 can include processing circuitry and software for analyzing signals produced by detectors 780a-780c and generate wafer profiles using the signals.
- Communication channels 792 can be any suitable wiring, fiber optics or wireless technology for transmitting signals.
- the generated wafer profiles can be suitable for viewing by a user. For example, the resulting wafer profiles can be displayed on processing system 790 or a viewing device such as a computer monitor located at, for example, an operator work station.
- the generated wafer profiles can include information such as the location, depth, width, and type of wafer edge defects that are in the perimeter region of the semiconductor wafers.
- processing system 790 can determine a wafer modification recipe or processing condition suitable for the wafer.
- the wafer modification recipe can depend on the defect depth of the wafer edge defects.
- processing system 790 can set the depth of the wafer modification to be equal to or greater than the edge defect depth.
- Examples of defect depth and modification depth can be defect depth t and modification depth d described in Figs. 2A-2D and 3-5.
- the wafer modification recipe can also include information related to the position of wafer modification.
- the wafer modification can be positioned along the wafer’s circumference and within the perimeter region.
- the detectors can be operated by processing system 790 to take a one-time measurement of the wafer characteristics, or can be operated to continuously measure wafer characteristics at predetermined intervals during wafer processing. Therefore, the detectors can provide continuous monitoring of wafer processing and transmit the detected results to processing system 790 such that processing system 790 can adjust the processing recipe or conditions in real-time during the wafer modification process.
- the processing system 790 can be configured to receive extremely large data sets (e.g., big data) and computationally analyze them to reveal patterns, trends, and associations, relating to wafer edge defects and the resulting processed wafer.
- processing system 790 can receive from detectors collected data sets representing wafer edge shape, thickness, compositions, roughness, and any other suitable characteristics of the wafer, and analyze the data sets with reference to the wafer modification process.
- the data sets can be used as a feedback for processing system 790 to fine tune the wafer modification recipe in real-time or after processing such that the wafer modification process can be continuously improved, which in turn results in improved wafer processing uniformity and device yield.
- Processing system 790 can be configured to perform a variety of additional or alternative analytical tasks, such as analysis of any suitable signals, statistics processing, task scheduling, generation of alarm signals, generation of further control signals, and the like. For example, upon detection of excessive wafer edge defects, processing system 790 can be configured to generate alarm signals to alert a user. Processing system 790 can be further configured to perform a series of scheduled tasks within the wafer modification chamber to reduce wafer edge defects. In some embodiments, examples of excessive wafer edge defects can include wafer edge defects that expand into the wafer active device region. In response to the detection of excessive wafer edge defects, processing system 790 can determine appropriate next steps, such as identifying semiconductor dies that may be impacted by the wafer edge defects and adjust the path of wafer modification accordingly.
- method 900 continues with operation 940 that includes performing a wafer modification process on a semiconductor wafer based on the measured wafer characteristics, according to some embodiments.
- wafer modifications 720 can be formed on wafer 710 according to one or more wafer modification recipes.
- Wafer modification station 700 includes modifier 730 attached to arm 735.
- Processing system 790 can direct modifier 730 to perform wafer modification processes based on wafer modification profiles.
- modifier 730 can be a dicing blade configured to perform a partial dicing process, such as removing a portion of material from wafer 710 without penetrating through the entire thickness of the wafer.
- the dicing blade can penetrate into wafer 710 at a pre-set depth (e.g., modification depth d described in Figs. 4A and 4B) that is less than the wafer thickness and form a ring-shaped trench that is substantially concentric with the ring-shaped perimeter regions of wafer 710.
- modifier 730 can be a set of laser focusing lens that focuses infrared laser beams at a focal point that is inside the bulk substrate of wafer 710.
- Various parameters of modifier 730 can be adjusted such that a partial stealth laser dicing process is performed, such as penetrating a portion but not the entire thickness of wafer 710. For example, power, frequency, focus depth, number of passes, shifting distances, and any suitable parameters can be adjusted based on the physical and chemical properties of the material that forms wafer 710. Increasing the laser frequency can provide the benefit of having smoother cleaving planes.
- Fig. 8 is an illustration of wafer modification system 800, according to some embodiments.
- Wafer modification system 800 can include processing system 790, modifier controller 850, arm controller 860, and chamber controller 870, among other components.
- Wafer modification system 800 can further include other suitable components, such as additional detectors, sensors, pumps, valves, these structures are not illustrated in Fig. 8 for simplicity.
- modifier controller 850, arm controller 860, and chamber controller 870 can include any suitable computer controlled modules such as valves, motors, or wafer stages.
- the abovementioned controllers can control a variety of processing parameters based on the generated wafer profile and monitoring of the wafer modification process.
- modifier 730 can be controlled by modifier controller 850 to provide infrared laser for stealth dicing. In some embodiments, modifier 730 can be controlled by modifier controller 850 to form a trench in wafer 710 using a rotating dicing blade. In some embodiments, modifier controller 850 can control the orientation of modifier 730 with respect to a top surface of semiconductor wafer 710, the dicing blade rotational speed, the laser power and frequency, and any suitable parameters. In some embodiments, arm controller 860 can be operated to move modifier 730 to be positioned above different regions of wafer 710. In some embodiments, arm controller 860 can also control the height between modifier 730 and semiconductor wafer 710, the lateral travelling speed of modifier 730, the travelling path of modifier 730, among other parameters.
- method 900 continues with operation 950 that includes performing a wafer thinning process on a modified semiconductor wafer based on the measured wafer characteristics, according to some embodiments.
- An example of performing a wafer thinning process can be grinding process 510 performed on wafer 500 illustrated in Figs. 5 and 6 and are not described in detail herein for simplicity.
- Various embodiments described herein are directed to systems and methods for improving wafer processing yield during a wafer thinning process. More particularly, this disclosure is directed to a wafer processing system that is configured to determine wafer profiles and modify the wafer accordingly prior to the wafer thinning process, such that each wafer is customized according to the wafer profile. For example, the wafer processing system identifies defects located at the perimeter regions of the wafer and modify portions of the perimeter regions to create a barrier that prevents the defects from propagating into the device regions of the wafer during the wafer thinning process.
- modifying portions of the perimeter region can include partially cutting through the wafer along the perimeter such that a trench is formed along the perimeter.
- modifying portions of the perimeter region can include modifying physical properties of a portion of the wafer through non-invasive methods, such as stealth laser dicing.
- a method for processing a wafer includes measuring one or more wafer characteristics of the wafer using a plurality of detectors.
- the wafer includes a device region and a perimeter region.
- the method also includes determining a wafer modification profile of the wafer based on the measured one or more wafer characteristics.
- the method further includes modifying a ring-shaped portion of the wafer within the perimeter region using the wafer modification profile.
- the modified ring-shaped portion has a penetration depth that is less than a thickness of the wafer.
- the method further includes performing a wafer thinning process on the wafer.
- a method for processing a wafer includes detecting wafer edge defects at a circumference of the wafer.
- the wafer have front and back surfaces and an array of semiconductor dies on the front surface.
- the method also includes measuring one or more characteristics of the wafer edge defects, and the one or more characteristics comprise at least a defect depth.
- the method also includes modifying, from the front surface, a portion of the wafer that is between the array of semiconductor dies and the wafer edge defects. The modified portion has a penetration depth measured from the front surface and less than the defect depth.
- the method further includes performing a wafer thinning process on the back surface of the wafer.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Plasma & Fusion (AREA)
- Mechanical Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Oil, Petroleum & Natural Gas (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Laser Beam Processing (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/CN2020/129954 WO2022104622A1 (en) | 2020-11-19 | 2020-11-19 | Method for processing semiconductor wafers |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| EP4139951A1 true EP4139951A1 (de) | 2023-03-01 |
| EP4139951A4 EP4139951A4 (de) | 2023-10-11 |
Family
ID=75145313
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP20961913.9A Pending EP4139951A4 (de) | 2020-11-19 | 2020-11-19 | Verfahren zur behandlung von halbleiterscheiben |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US12131924B2 (de) |
| EP (1) | EP4139951A4 (de) |
| JP (1) | JP7566052B2 (de) |
| KR (1) | KR102787630B1 (de) |
| CN (1) | CN112585725B (de) |
| TW (1) | TWI797529B (de) |
| WO (1) | WO2022104622A1 (de) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11951569B2 (en) * | 2021-05-12 | 2024-04-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Damage prevention during wafer edge trimming |
| CN115922109B (zh) * | 2023-01-05 | 2023-07-25 | 成都功成半导体有限公司 | 一种晶圆背面激光切割方法及晶圆 |
| TWI845265B (zh) | 2023-04-19 | 2024-06-11 | 力晶積成電子製造股份有限公司 | 晶圓堆疊方法 |
| KR102713895B1 (ko) | 2023-07-11 | 2024-10-07 | 제엠제코(주) | 초음파 접합 시스템 및 동 시스템을 이용하여 연결부재가 초음파융착된 기판이 적용되는 전력 변환 장치용 전력 모듈 패키지 |
| TW202507093A (zh) * | 2023-08-11 | 2025-02-16 | 科聖電子股份有限公司 | 二極體晶圓與待加工晶圓之製作方法 |
| CN118824883A (zh) * | 2024-06-28 | 2024-10-22 | 西安奕斯伟材料科技股份有限公司 | 硅晶圆的边缘缺陷的检测方法及装置、处理方法、产品 |
Family Cites Families (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW389935B (en) | 1997-11-18 | 2000-05-11 | Process For Stripping Thin Lay | Oxide strip that improves planarity |
| JP2004063883A (ja) * | 2002-07-30 | 2004-02-26 | Toshiba Ceramics Co Ltd | 半導体ウェーハの製造方法 |
| JP4257080B2 (ja) | 2002-07-30 | 2009-04-22 | Sumco Techxiv株式会社 | シリコンウェハの欠陥検出方法 |
| JP2007096115A (ja) * | 2005-09-29 | 2007-04-12 | Fujitsu Ltd | 半導体装置の製造方法 |
| CN101685786B (zh) * | 2008-09-26 | 2011-06-01 | 上海华虹Nec电子有限公司 | 用光学显微镜自动检测硅片周边去边及缺陷的方法 |
| CN103794468A (zh) * | 2012-10-29 | 2014-05-14 | 中芯国际集成电路制造(上海)有限公司 | 一种晶边刻蚀方法 |
| US8809166B2 (en) * | 2012-12-20 | 2014-08-19 | Nxp B.V. | High die strength semiconductor wafer processing method and system |
| CN103165412A (zh) | 2013-03-15 | 2013-06-19 | 上海华力微电子有限公司 | 晶圆表面凹陷缺陷的处理方法 |
| KR102250130B1 (ko) * | 2013-11-20 | 2021-05-11 | 삼성전자주식회사 | 반도체 소자의 제조 방법 |
| US9601437B2 (en) * | 2014-09-09 | 2017-03-21 | Nxp B.V. | Plasma etching and stealth dicing laser process |
| JP6410152B2 (ja) | 2015-09-11 | 2018-10-24 | 東芝メモリ株式会社 | 半導体装置の製造方法 |
| CN109909623A (zh) * | 2017-12-12 | 2019-06-21 | 中芯国际集成电路制造(北京)有限公司 | 用于晶圆的切割方法 |
| JP6879272B2 (ja) | 2018-03-22 | 2021-06-02 | 信越半導体株式会社 | シリコンウェーハの製造方法 |
| KR102760744B1 (ko) * | 2018-04-27 | 2025-02-03 | 도쿄엘렉트론가부시키가이샤 | 기판 처리 시스템 및 기판 처리 방법 |
| US11538711B2 (en) * | 2018-07-23 | 2022-12-27 | Micron Technology, Inc. | Methods for edge trimming of semiconductor wafers and related apparatus |
| JP2020057709A (ja) * | 2018-10-03 | 2020-04-09 | 株式会社ディスコ | ウェーハの加工方法 |
| CN109473368B (zh) * | 2018-10-26 | 2020-11-24 | 上海华力集成电路制造有限公司 | 背照式晶圆晶边划片深度量测方法 |
-
2020
- 2020-11-19 WO PCT/CN2020/129954 patent/WO2022104622A1/en not_active Ceased
- 2020-11-19 CN CN202080003428.5A patent/CN112585725B/zh active Active
- 2020-11-19 JP JP2022578917A patent/JP7566052B2/ja active Active
- 2020-11-19 KR KR1020227044860A patent/KR102787630B1/ko active Active
- 2020-11-19 EP EP20961913.9A patent/EP4139951A4/de active Pending
- 2020-12-11 US US17/119,665 patent/US12131924B2/en active Active
- 2020-12-31 TW TW109147006A patent/TWI797529B/zh active
Also Published As
| Publication number | Publication date |
|---|---|
| US20220157627A1 (en) | 2022-05-19 |
| KR102787630B1 (ko) | 2025-03-26 |
| TW202221761A (zh) | 2022-06-01 |
| TWI797529B (zh) | 2023-04-01 |
| CN112585725A (zh) | 2021-03-30 |
| US12131924B2 (en) | 2024-10-29 |
| JP7566052B2 (ja) | 2024-10-11 |
| WO2022104622A1 (en) | 2022-05-27 |
| JP2023530508A (ja) | 2023-07-18 |
| CN112585725B (zh) | 2024-06-07 |
| EP4139951A4 (de) | 2023-10-11 |
| KR20230012637A (ko) | 2023-01-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US12131924B2 (en) | Method for processing semiconductor wafers | |
| CN101339893B (zh) | 判断晶圆薄化的方法、装置结构、机构及其制造方法 | |
| US9768127B2 (en) | Wafer processing method | |
| US20070155131A1 (en) | Method of singulating a microelectronic wafer | |
| US20140073067A1 (en) | Wafer processing method | |
| US11935227B2 (en) | Notch detecting method | |
| US12532715B2 (en) | Processing method of bonded wafer | |
| US12538762B2 (en) | Processing method of bonded wafer | |
| US12183571B2 (en) | Integrated aligned stealth laser for wafer edge trimming process | |
| TWI680497B (zh) | 智慧可制定濕式處理系統 | |
| KR102358687B1 (ko) | 웨이퍼 가공 방법 및 시스템 | |
| US20140113526A1 (en) | Wafer process control | |
| US11901171B2 (en) | Integrated aligned stealth laser with blade and grinding apparatus for wafer edge trimming process | |
| CN105737773A (zh) | 用于测量晶片堆叠的层厚度和晶格缺陷的测量装置和方法 | |
| CN105206506B (zh) | 晶圆的处理方法 | |
| CN107799406B (zh) | 用于加工晶片的方法和用于加工载体的方法 | |
| US12076879B2 (en) | Method of processing workpiece | |
| US20060255431A1 (en) | Semiconductor wafer | |
| US20230411202A1 (en) | Expanding machine and expanding method | |
| JP7718907B2 (ja) | 検査装置、及び加工システム | |
| US11328956B2 (en) | Wafer processing method | |
| KR20170139449A (ko) | 웨이퍼의 가공 방법 | |
| US7126145B2 (en) | Frame transfer prober | |
| JP2020093360A (ja) | 貼り合わせウェーハのエッジトリミング加工方法 | |
| TW202011494A (zh) | 晶片破壞單元、晶片之強度的比較方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
| 17P | Request for examination filed |
Effective date: 20221123 |
|
| AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
| A4 | Supplementary search report drawn up and despatched |
Effective date: 20230908 |
|
| RIC1 | Information provided on ipc code assigned before grant |
Ipc: B23K 101/40 20060101ALN20230904BHEP Ipc: B23K 103/00 20060101ALN20230904BHEP Ipc: B23K 26/53 20140101ALN20230904BHEP Ipc: H01L 21/683 20060101ALI20230904BHEP Ipc: B23K 26/03 20060101ALI20230904BHEP Ipc: H01L 21/67 20060101ALI20230904BHEP Ipc: H01L 21/66 20060101ALI20230904BHEP Ipc: H01L 21/304 20060101ALI20230904BHEP Ipc: H01L 21/306 20060101AFI20230904BHEP |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
| 17Q | First examination report despatched |
Effective date: 20240126 |
|
| DAV | Request for validation of the european patent (deleted) | ||
| DAX | Request for extension of the european patent (deleted) |