EP4702594A1 - Gestapelte integrierte schaltungsvorrichtung mit integrierter kondensatorvorrichtung - Google Patents
Gestapelte integrierte schaltungsvorrichtung mit integrierter kondensatorvorrichtungInfo
- Publication number
- EP4702594A1 EP4702594A1 EP24715337.2A EP24715337A EP4702594A1 EP 4702594 A1 EP4702594 A1 EP 4702594A1 EP 24715337 A EP24715337 A EP 24715337A EP 4702594 A1 EP4702594 A1 EP 4702594A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- die
- stacked
- icd
- contacts
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/10—Configurations of laterally-adjacent chips
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/60—Capacitors
- H10D1/68—Capacitors having no potential barriers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W44/00—Electrical arrangements for controlling or matching impedance
- H10W44/601—Capacitive arrangements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
- H10W72/241—Dispositions, e.g. layouts
- H10W72/247—Dispositions of multiple bumps
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/823—Interconnections through encapsulations, e.g. pillars through molded resin on a lateral side a chip
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
- H10W74/131—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/20—Configurations of stacked chips
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/20—Configurations of stacked chips
- H10W90/288—Configurations of stacked chips characterised by arrangements for thermal management of the stacked chips
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/20—Configurations of stacked chips
- H10W90/297—Configurations of stacked chips characterised by the through-semiconductor vias [TSVs] in the stacked chips
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/722—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between stacked chips
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US202363498978P | 2023-04-28 | 2023-04-28 | |
| US18/454,388 US20240363605A1 (en) | 2023-04-28 | 2023-08-23 | Stacked integrated circuit device including integrated capacitor device |
| PCT/US2024/017218 WO2024226151A1 (en) | 2023-04-28 | 2024-02-26 | Stacked integrated circuit device including integrated capacitor device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| EP4702594A1 true EP4702594A1 (de) | 2026-03-04 |
Family
ID=90571595
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP24715337.2A Pending EP4702594A1 (de) | 2023-04-28 | 2024-02-26 | Gestapelte integrierte schaltungsvorrichtung mit integrierter kondensatorvorrichtung |
Country Status (5)
| Country | Link |
|---|---|
| EP (1) | EP4702594A1 (de) |
| KR (1) | KR20260007188A (de) |
| CN (1) | CN120958579A (de) |
| TW (1) | TW202445826A (de) |
| WO (1) | WO2024226151A1 (de) |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8779849B2 (en) * | 2012-01-27 | 2014-07-15 | Micron Technology, Inc. | Apparatuses and methods for providing capacitance in a multi-chip module |
| US8653626B2 (en) * | 2012-07-18 | 2014-02-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structures including a capacitor and methods of forming the same |
| MY186309A (en) * | 2014-03-28 | 2021-07-07 | Intel Corp | Tsv-connected backside decoupling |
| WO2017052471A1 (en) * | 2015-09-23 | 2017-03-30 | Nanyang Technological University | Semiconductor devices and methods of forming the same |
| MY202342A (en) * | 2017-06-08 | 2024-04-24 | Intel Corp | Over-molded ic package with in-mold capacitor |
| US11784215B2 (en) * | 2020-03-02 | 2023-10-10 | Google Llc | Deep trench capacitors embedded in package substrate |
| US11626359B2 (en) * | 2021-04-27 | 2023-04-11 | Qualcomm Incorporated | Three-dimensional integrated circuit (3D IC) power distribution network (PDN) capacitor integration |
-
2024
- 2024-02-26 EP EP24715337.2A patent/EP4702594A1/de active Pending
- 2024-02-26 CN CN202480025662.6A patent/CN120958579A/zh active Pending
- 2024-02-26 WO PCT/US2024/017218 patent/WO2024226151A1/en not_active Ceased
- 2024-02-26 KR KR1020257032948A patent/KR20260007188A/ko active Pending
- 2024-02-27 TW TW113107054A patent/TW202445826A/zh unknown
Also Published As
| Publication number | Publication date |
|---|---|
| WO2024226151A1 (en) | 2024-10-31 |
| KR20260007188A (ko) | 2026-01-13 |
| TW202445826A (zh) | 2024-11-16 |
| CN120958579A (zh) | 2025-11-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW202331958A (zh) | 包括具有柱互連和具有空腔的阻焊層的襯底的封裝 | |
| TW202243179A (zh) | 包括基板和配置成用於對角佈線的互連裝置的封裝 | |
| KR20250077468A (ko) | 패키지 및 패키지를 포함하는 디바이스 | |
| US20250062285A1 (en) | Stacked integrated circuit devices | |
| TW202316618A (zh) | 包括基板和多電容整合被動裝置的封裝 | |
| US20250070086A1 (en) | Package-on-package device including redistribution die | |
| US20240363605A1 (en) | Stacked integrated circuit device including integrated capacitor device | |
| US20240038831A1 (en) | Package with a substrate comprising embedded stacked trench capacitor devices | |
| EP4702594A1 (de) | Gestapelte integrierte schaltungsvorrichtung mit integrierter kondensatorvorrichtung | |
| US20200365651A1 (en) | Device comprising subtrate and die with frame | |
| CN119654710A (zh) | 包括第一基板、第二基板和耦合到第二基板的底表面的电器件的封装 | |
| JP2026513670A (ja) | 集積キャパシタデバイスを含む積層集積回路デバイス | |
| US20250316605A1 (en) | Interconnect including conductor in photo-imageable dielectric layer | |
| US20260068624A1 (en) | Memory device comprising multiple chips coupled together through hybrid bonding and fusion bonding | |
| KR20260052041A (ko) | 적층형 집적 회로 디바이스들 | |
| US20260076270A1 (en) | Device including conductive posts thermally coupling a die and an interposer structure | |
| US20260068184A1 (en) | Memory device comprising multiple chips with capacitor in processor in memory portion | |
| US20260068623A1 (en) | Memory device comprising multiple chips coupled together through fusion bonding | |
| US20260076236A1 (en) | Device including substrate with embedded component | |
| US20250379129A1 (en) | Conductive structure and interconnects for electrically connecting a substrate and an interposer | |
| US20250300104A1 (en) | Integrated device comprising metallization portion with step pad interconnects | |
| US20250293204A1 (en) | Integrated circuit device including a multi-chip package | |
| US20240355781A1 (en) | Integrated device comprising an offset interconnect | |
| US20250070034A1 (en) | Integrated device with embedded interconnect structure | |
| US20250309135A1 (en) | Electromagnetic interference shielding for integrated circuit devices |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: UNKNOWN |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
| 17P | Request for examination filed |
Effective date: 20250820 |
|
| AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC ME MK MT NL NO PL PT RO RS SE SI SK SM TR |