ES2042382R - - Google Patents

Info

Publication number
ES2042382R
ES2042382R ES9102409A ES9102409A ES2042382R ES 2042382 R ES2042382 R ES 2042382R ES 9102409 A ES9102409 A ES 9102409A ES 9102409 A ES9102409 A ES 9102409A ES 2042382 R ES2042382 R ES 2042382R
Authority
ES
Spain
Prior art keywords
misalignment
transistors
measurement
levels
technologies
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
ES9102409A
Other languages
English (en)
Other versions
ES2042382A2 (es
ES2042382B1 (es
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to ES09102409A priority Critical patent/ES2042382B1/es
Publication of ES2042382A2 publication Critical patent/ES2042382A2/es
Publication of ES2042382R publication Critical patent/ES2042382R/es
Application granted granted Critical
Publication of ES2042382B1 publication Critical patent/ES2042382B1/es
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

LA ESTRUCTURA DE TEST PARA LA MEDIDA DEL DESALINEAMIENTO ENTRE NIVELES DE TECNOLOGIAS MICROELECTRICAS, BASADA EN TRANSISTORES MOS CON PUERTA TRIANGULAR, ES UN DISPOSITIVO MICROELECTRONICO COMPUESTO DE CUATRO TRANSISTORES MOS CON LA PUERTA TRIANGULAR, DISPUESTOS FORMANDO 90 ENTRE SI, CON LOS TERMINALES DE FUENTE UNIDOS, SENSIBLE AL DESALINEAMIENTO ENTRE LOS NIVELES DE PUERTA Y AREAS ACTIVAS EN TECNOLOGIAS AUTOALINEADAS. EL DESALINEAMIENTO SE OBTIENE A PARTIR DE LA MEDIDA DE LA CORRIENTE DE CANAL EN CADA UNO DE LOS TRANSISTORES, POLARIZANDO LOS MISMOS EN LA ZONA LINEAL O EN LA DE SATURACION.
ES09102409A 1991-10-30 1991-10-30 Estructura de test para la medida del desalineamiento entre niveles en tecnologias microelectronicas, basada en transistores mos con puerta triangular Expired - Fee Related ES2042382B1 (es)

Priority Applications (1)

Application Number Priority Date Filing Date Title
ES09102409A ES2042382B1 (es) 1991-10-30 1991-10-30 Estructura de test para la medida del desalineamiento entre niveles en tecnologias microelectronicas, basada en transistores mos con puerta triangular

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ES09102409A ES2042382B1 (es) 1991-10-30 1991-10-30 Estructura de test para la medida del desalineamiento entre niveles en tecnologias microelectronicas, basada en transistores mos con puerta triangular

Publications (3)

Publication Number Publication Date
ES2042382A2 ES2042382A2 (es) 1993-12-01
ES2042382R true ES2042382R (es) 1995-08-16
ES2042382B1 ES2042382B1 (es) 1996-04-01

Family

ID=8274001

Family Applications (1)

Application Number Title Priority Date Filing Date
ES09102409A Expired - Fee Related ES2042382B1 (es) 1991-10-30 1991-10-30 Estructura de test para la medida del desalineamiento entre niveles en tecnologias microelectronicas, basada en transistores mos con puerta triangular

Country Status (1)

Country Link
ES (1) ES2042382B1 (es)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4386459A (en) * 1980-07-11 1983-06-07 Bell Telephone Laboratories, Incorporated Electrical measurement of level-to-level misalignment in integrated circuits
US4399205A (en) * 1981-11-30 1983-08-16 International Business Machines Corporation Method and apparatus for determining photomask alignment
US4647850A (en) * 1984-10-05 1987-03-03 Burroughs Corporation Integrated circuit for measuring mask misalignment
JP2666859B2 (ja) * 1988-11-25 1997-10-22 日本電気株式会社 目合せ用バーニヤパターンを備えた半導体装置

Also Published As

Publication number Publication date
ES2042382A2 (es) 1993-12-01
ES2042382B1 (es) 1996-04-01

Similar Documents

Publication Publication Date Title
SE9704149D0 (sv) A semiconductor device of SiC and a transistor of SiC having an insulated gate
CH648453GA3 (es)
EP0215546A3 (en) Chemical-sensitive semiconductor device
DE69413993D1 (de) Testvorrichtung mit schrägkantigem verschluss
SE8106799L (sv) Halvledaranordning for hogspenning
GB1357515A (en) Method for manufacturing an mos integrated circuit
FR2659810B1 (fr) Interrupteur statique moyenne tension.
DE69128454D1 (de) Maleimidharzzusammensetzung und kunststoffumhüllte Halbleiteranordnung hergestellt unter Verwendung dieser Zusammensetzung
JPS6455857A (en) Semiconductor integrated device
ES2104666T3 (es) Circuitos integrados que compensan condiciones locales.
NO961867D0 (no) Måleanordning for måling av en tynn gjenstands egenskaper
TW335560B (en) Symmetric transverse resistor of polysilicon TFT
KR930001438A (ko) 정적 반도체 메모리 장치
KR910010728A (ko) 복합형 직접회로소자
ES2042382B1 (es) Estructura de test para la medida del desalineamiento entre niveles en tecnologias microelectronicas, basada en transistores mos con puerta triangular
DE3784609D1 (de) Integrierte schaltung mit "latch-up" schutzschaltung in komplementaerer mos schaltungstechnik.
JPS6471216A (en) Buffer circuit
MY107193A (en) Semiconductor device having improved insulated gate type transistor.
ATE373764T1 (de) Sektionaltor
IT1272182B (it) Dispositivo di trasporto termoisolante per vivande.
JPS5745948A (en) Semiconductor integrated circuit device
DE69224255D1 (de) MOS-Transistor und Ladungsdetektor unter Verwendung desselben
IT1215240B (it) Dispositivo di estrazione e scorrimento di ante per mobili e simili
DE69033265D1 (de) Integrierte Halbleiterschaltung mit P- und N-Kanal-MOS-Transistoren
DE3865432D1 (de) Gatterschaltung mit mos-transistoren.

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 20020425